about summary refs log tree commit diff
path: root/src/fenv/arm/fenv-hf.S
blob: f55d798a606207b4cf9e6da4ee9f074ea331e9f2 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
#if __ARM_PCS_VFP

.syntax unified
.fpu vfp

.global fegetround
.type fegetround,%function
fegetround:
	fmrx r0, fpscr
	and r0, r0, #0xc00000
	bx lr

.global __fesetround
.type __fesetround,%function
__fesetround:
	fmrx r3, fpscr
	bic r3, r3, #0xc00000
	orr r3, r3, r0
	fmxr fpscr, r3
	mov r0, #0
	bx lr

.global fetestexcept
.type fetestexcept,%function
fetestexcept:
	and r0, r0, #0x1f
	fmrx r3, fpscr
	and r0, r0, r3
	bx lr

.global feclearexcept
.type feclearexcept,%function
feclearexcept:
	and r0, r0, #0x1f
	fmrx r3, fpscr
	bic r3, r3, r0
	fmxr fpscr, r3
	mov r0, #0
	bx lr

.global feraiseexcept
.type feraiseexcept,%function
feraiseexcept:
	and r0, r0, #0x1f
	fmrx r3, fpscr
	orr r3, r3, r0
	fmxr fpscr, r3
	mov r0, #0
	bx lr

.global fegetenv
.type fegetenv,%function
fegetenv:
	fmrx r3, fpscr
	str r3, [r0]
	mov r0, #0
	bx lr

.global fesetenv
.type fesetenv,%function
fesetenv:
	cmn r0, #1
	moveq r3, #0
	ldrne r3, [r0]
	fmxr fpscr, r3
	mov r0, #0
	bx lr

#endif