about summary refs log tree commit diff
path: root/arch/loongarch64/atomic_arch.h
diff options
context:
space:
mode:
authorHongliang Wang <wanghongliang@loongson.cn>2023-09-26 09:12:01 +0800
committerRich Felker <dalias@aerifal.cx>2024-02-16 09:33:10 -0500
commit522bd54edaa2fa404fd428f8ad0bcb0f0bec5639 (patch)
treedfe88361bcbbd17ac53b8af36cb52337f21095e9 /arch/loongarch64/atomic_arch.h
parent4a16ddf53e7c634169d0a649782f8a724611f263 (diff)
downloadmusl-522bd54edaa2fa404fd428f8ad0bcb0f0bec5639.tar.gz
musl-522bd54edaa2fa404fd428f8ad0bcb0f0bec5639.tar.xz
musl-522bd54edaa2fa404fd428f8ad0bcb0f0bec5639.zip
add loongarch64 port
Author: Xiaojuan Zhai <zhaixiaojuan@loongson.cn>
Author: Meidan Li <limeidan@loongson.cn>
Author: Guoqi Chen <chenguoqi@loongson.cn>
Author: Xiaolin Zhao <zhaoxiaolin@loongson.cn>
Author: Fan peng <fanpeng@loongson.cn>
Author: Jiantao Shan <shanjiantao@loongson.cn>
Author: Xuhui Qiang <qiangxuhui@loongson.cn>
Author: Jingyun Hua <huajingyun@loongson.cn>
Author: Liu xue <liuxue@loongson.cn>
Author: Hongliang Wang <wanghongliang@loongson.cn>
Diffstat (limited to 'arch/loongarch64/atomic_arch.h')
-rw-r--r--arch/loongarch64/atomic_arch.h53
1 files changed, 53 insertions, 0 deletions
diff --git a/arch/loongarch64/atomic_arch.h b/arch/loongarch64/atomic_arch.h
new file mode 100644
index 00000000..2225d027
--- /dev/null
+++ b/arch/loongarch64/atomic_arch.h
@@ -0,0 +1,53 @@
+#define a_ll a_ll
+static inline int a_ll(volatile int *p)
+{
+	int v;
+	__asm__ __volatile__ (
+		"ll.w %0, %1"
+		: "=r"(v)
+		: "ZC"(*p));
+	return v;
+}
+
+#define a_sc a_sc
+static inline int a_sc(volatile int *p, int v)
+{
+	int r;
+	__asm__ __volatile__ (
+		"sc.w %0, %1"
+		: "=r"(r), "=ZC"(*p)
+		: "0"(v) : "memory");
+	return r;
+}
+
+#define a_ll_p a_ll_p
+static inline void *a_ll_p(volatile void *p)
+{
+	void *v;
+	__asm__ __volatile__ (
+		"ll.d %0, %1"
+		: "=r"(v)
+		: "ZC"(*(void *volatile *)p));
+	return v;
+}
+
+#define a_sc_p a_sc_p
+static inline int a_sc_p(volatile void *p, void *v)
+{
+	long r;
+	__asm__ __volatile__ (
+		"sc.d %0, %1"
+		: "=r"(r), "=ZC"(*(void *volatile *)p)
+		: "0"(v)
+		: "memory");
+	return r;
+}
+
+#define a_barrier a_barrier
+static inline void a_barrier()
+{
+	__asm__ __volatile__ ("dbar 0" : : : "memory");
+}
+
+#define a_pre_llsc  a_barrier
+#define a_post_llsc a_barrier