about summary refs log tree commit diff
path: root/sysdeps/x86_64/fpu/fesetmode.c
blob: a86f4d5aba94c73def06060cc0185121e9779385 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
/* Install given floating-point control modes.  x86_64 version.
   Copyright (C) 2016-2023 Free Software Foundation, Inc.
   This file is part of the GNU C Library.

   The GNU C Library is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public
   License as published by the Free Software Foundation; either
   version 2.1 of the License, or (at your option) any later version.

   The GNU C Library is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
   Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public
   License along with the GNU C Library; if not, see
   <https://www.gnu.org/licenses/>.  */

#include <fenv.h>
#include <fpu_control.h>

/* All exceptions, including the x86-specific "denormal operand"
   exception.  */
#define FE_ALL_EXCEPT_X86 (FE_ALL_EXCEPT | __FE_DENORM)

int
fesetmode (const femode_t *modep)
{
  fpu_control_t cw;
  unsigned int mxcsr;
  __asm__ ("stmxcsr %0" : "=m" (mxcsr));
  /* Preserve SSE exception flags but restore other state in
     MXCSR.  */
  mxcsr &= FE_ALL_EXCEPT_X86;
  if (modep == FE_DFL_MODE)
    {
      cw = _FPU_DEFAULT;
      /* Default MXCSR state has all bits zero except for those
	 masking exceptions.  */
      mxcsr |= FE_ALL_EXCEPT_X86 << 7;
    }
  else
    {
      cw = modep->__control_word;
      mxcsr |= modep->__mxcsr & ~FE_ALL_EXCEPT_X86;
    }
  _FPU_SETCW (cw);
  __asm__ ("ldmxcsr %0" : : "m" (mxcsr));
  return 0;
}