1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
|
/* Save current context and jump to a new context.
Copyright (C) 2005-2015 Free Software Foundation, Inc.
This file is part of the GNU C Library.
The GNU C Library is free software; you can redistribute it and/or
modify it under the terms of the GNU Lesser General Public
License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version.
The GNU C Library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
Lesser General Public License for more details.
You should have received a copy of the GNU Lesser General Public
License along with the GNU C Library; if not, see
<http://www.gnu.org/licenses/>. */
/* This is the common implementation of setcontext for powerpc32.
It not complete in itself should be included in to a framework that
defines:
__CONTEXT_FUNC_NAME
and if appropriate:
__CONTEXT_ENABLE_FPRS
__CONTEXT_ENABLE_VRS
Any architecture that implements the Vector unit is assumed to also
implement the floating unit. */
/* Stack frame offsets. */
#define _FRAME_BACKCHAIN 0
#define _FRAME_LR_SAVE 4
#define _FRAME_PARM_SAVE1 8
#define _FRAME_PARM_SAVE2 12
#define _FRAME_PARM_SAVE3 16
#define _FRAME_PARM_SAVE4 20
#ifdef __CONTEXT_ENABLE_VRS
.machine "altivec"
#endif
ENTRY(__CONTEXT_FUNC_NAME)
stwu r1,-16(r1)
cfi_adjust_cfa_offset (16)
/* Insure that the _UC_REGS start on a quadword boundary. */
stw r3,_FRAME_PARM_SAVE1(r1)
addi r3,r3,_UC_REG_SPACE+12
stw r4,_FRAME_PARM_SAVE2(r1) /* new context pointer */
clrrwi r3,r3,4
/* Save the general purpose registers */
stw r0,_UC_GREGS+(PT_R0*4)(r3)
mflr r0
stw r2,_UC_GREGS+(PT_R2*4)(r3)
stw r4,_UC_GREGS+(PT_R4*4)(r3)
/* Set the callers LR_SAVE, and the ucontext LR and NIP to the callers
return address. */
stw r0,_UC_GREGS+(PT_LNK*4)(r3)
stw r0,_UC_GREGS+(PT_NIP*4)(r3)
stw r0,_FRAME_LR_SAVE+16(r1)
cfi_offset (lr, _FRAME_LR_SAVE)
stw r5,_UC_GREGS+(PT_R5*4)(r3)
stw r6,_UC_GREGS+(PT_R6*4)(r3)
stw r7,_UC_GREGS+(PT_R7*4)(r3)
stw r8,_UC_GREGS+(PT_R8*4)(r3)
stw r9,_UC_GREGS+(PT_R9*4)(r3)
stw r10,_UC_GREGS+(PT_R10*4)(r3)
stw r11,_UC_GREGS+(PT_R11*4)(r3)
stw r12,_UC_GREGS+(PT_R12*4)(r3)
stw r13,_UC_GREGS+(PT_R13*4)(r3)
stw r14,_UC_GREGS+(PT_R14*4)(r3)
stw r15,_UC_GREGS+(PT_R15*4)(r3)
stw r16,_UC_GREGS+(PT_R16*4)(r3)
stw r17,_UC_GREGS+(PT_R17*4)(r3)
stw r18,_UC_GREGS+(PT_R18*4)(r3)
stw r19,_UC_GREGS+(PT_R19*4)(r3)
stw r20,_UC_GREGS+(PT_R20*4)(r3)
stw r21,_UC_GREGS+(PT_R21*4)(r3)
stw r22,_UC_GREGS+(PT_R22*4)(r3)
stw r23,_UC_GREGS+(PT_R23*4)(r3)
stw r24,_UC_GREGS+(PT_R24*4)(r3)
stw r25,_UC_GREGS+(PT_R25*4)(r3)
stw r26,_UC_GREGS+(PT_R26*4)(r3)
stw r27,_UC_GREGS+(PT_R27*4)(r3)
stw r28,_UC_GREGS+(PT_R28*4)(r3)
stw r29,_UC_GREGS+(PT_R29*4)(r3)
stw r30,_UC_GREGS+(PT_R30*4)(r3)
stw r31,_UC_GREGS+(PT_R31*4)(r3)
/* Save the value of R1. We had to push the stack before we
had the address of uc_reg_space. So compute the address of
the callers stack pointer and save it as R1. */
addi r8,r1,16
li r0,0
/* Save the count, exception and condition registers. */
mfctr r11
mfxer r10
mfcr r9
stw r8,_UC_GREGS+(PT_R1*4)(r3)
stw r11,_UC_GREGS+(PT_CTR*4)(r3)
stw r10,_UC_GREGS+(PT_XER*4)(r3)
stw r9,_UC_GREGS+(PT_CCR*4)(r3)
/* Set the return value of getcontext to "success". R3 is the only
register whose value is not preserved in the saved context. */
stw r0,_UC_GREGS+(PT_R3*4)(r3)
/* Zero fill fields that can't be set in user state. */
stw r0,_UC_GREGS+(PT_MSR*4)(r3)
stw r0,_UC_GREGS+(PT_MQ*4)(r3)
#ifdef __CONTEXT_ENABLE_FPRS
/* Save the floating-point registers */
stfd fp0,_UC_FREGS+(0*8)(r3)
stfd fp1,_UC_FREGS+(1*8)(r3)
stfd fp2,_UC_FREGS+(2*8)(r3)
stfd fp3,_UC_FREGS+(3*8)(r3)
stfd fp4,_UC_FREGS+(4*8)(r3)
stfd fp5,_UC_FREGS+(5*8)(r3)
stfd fp6,_UC_FREGS+(6*8)(r3)
stfd fp7,_UC_FREGS+(7*8)(r3)
stfd fp8,_UC_FREGS+(8*8)(r3)
stfd fp9,_UC_FREGS+(9*8)(r3)
stfd fp10,_UC_FREGS+(10*8)(r3)
stfd fp11,_UC_FREGS+(11*8)(r3)
stfd fp12,_UC_FREGS+(12*8)(r3)
stfd fp13,_UC_FREGS+(13*8)(r3)
stfd fp14,_UC_FREGS+(14*8)(r3)
stfd fp15,_UC_FREGS+(15*8)(r3)
stfd fp16,_UC_FREGS+(16*8)(r3)
stfd fp17,_UC_FREGS+(17*8)(r3)
stfd fp18,_UC_FREGS+(18*8)(r3)
stfd fp19,_UC_FREGS+(19*8)(r3)
stfd fp20,_UC_FREGS+(20*8)(r3)
stfd fp21,_UC_FREGS+(21*8)(r3)
stfd fp22,_UC_FREGS+(22*8)(r3)
stfd fp23,_UC_FREGS+(23*8)(r3)
stfd fp24,_UC_FREGS+(24*8)(r3)
stfd fp25,_UC_FREGS+(25*8)(r3)
stfd fp26,_UC_FREGS+(26*8)(r3)
stfd fp27,_UC_FREGS+(27*8)(r3)
stfd fp28,_UC_FREGS+(28*8)(r3)
stfd fp29,_UC_FREGS+(29*8)(r3)
mffs fp0
stfd fp30,_UC_FREGS+(30*8)(r3)
stfd fp31,_UC_FREGS+(31*8)(r3)
stfd fp0,_UC_FREGS+(32*8)(r3)
# ifdef PIC
mflr r8
# define got_label GENERATE_GOT_LABEL (__CONTEXT_FUNC_NAME)
SETUP_GOT_ACCESS(r7,got_label)
addis r7,r7,_GLOBAL_OFFSET_TABLE_-got_label@ha
addi r7,r7,_GLOBAL_OFFSET_TABLE_-got_label@l
# ifdef SHARED
lwz r7,_rtld_global_ro@got(r7)
mtlr r8
lwz r7,RTLD_GLOBAL_RO_DL_HWCAP_OFFSET+LOWORD(r7)
# else
lwz r7,_dl_hwcap@got(r7)
mtlr r8
lwz r7,LOWORD(r7)
# endif
# else
lis r7,(_dl_hwcap+LOWORD)@ha
lwz r7,(_dl_hwcap+LOWORD)@l(r7)
# endif
# ifdef __CONTEXT_ENABLE_VRS
andis. r6,r7,(PPC_FEATURE_HAS_ALTIVEC >> 16)
la r10,(_UC_VREGS)(r3)
la r9,(_UC_VREGS+16)(r3)
/* beq L(no_vec)*/
beq 2f
/* address of the combined VSCR/VSAVE quadword. */
la r8,(_UC_VREGS+512)(r3)
/* Save the vector registers */
stvx v0,0,r10
stvx v1,0,r9
addi r10,r10,32
addi r9,r9,32
/* We need to get the Vector Status and Control Register early to avoid
store order problems later with the VSAVE register that shares the
same quadword. */
mfvscr v0
stvx v2,0,r10
stvx v3,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v0,0,r8
stvx v4,0,r10
stvx v5,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v6,0,r10
stvx v7,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v8,0,r10
stvx v9,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v10,0,r10
stvx v11,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v12,0,r10
stvx v13,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v14,0,r10
stvx v15,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v16,0,r10
stvx v17,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v18,0,r10
stvx v19,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v20,0,r10
stvx v21,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v22,0,r10
stvx v23,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v24,0,r10
stvx v25,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v26,0,r10
stvx v27,0,r9
addi r10,r10,32
addi r9,r9,32
stvx v28,0,r10
stvx v29,0,r9
addi r10,r10,32
addi r9,r9,32
mfvscr v0
stvx v30,0,r10
stvx v31,0,r9
stw r0,0(r8)
2: /*L(no_vec):*/
# endif /* __CONTEXT_ENABLE_VRS */
#endif /* __CONTEXT_ENABLE_FPRS */
#ifdef __CONTEXT_ENABLE_E500
getcontext_e500
#endif
/* Restore ucontext (parm1) from stack. */
lwz r12,_FRAME_PARM_SAVE1(r1)
li r4,0
stw r3,_UC_REGS_PTR(r12)
addi r5,r12,_UC_SIGMASK
li r3,SIG_SETMASK
bl __sigprocmask@local
cmpwi r3,0
bne 3f /* L(error_exit) */
/*
* If the new ucontext refers to the point where we were interrupted
* by a signal, we have to use the rt_sigreturn system call to
* return to the context so we get both LR and CTR restored.
*
* Otherwise, the context we are restoring is either just after
* a procedure call (getcontext/swapcontext) or at the beginning
* of a procedure call (makecontext), so we don't need to restore
* r0, xer, ctr. We don't restore r2 since it will be used as
* the TLS pointer.
*/
lwz r4,_FRAME_PARM_SAVE2(r1)
lwz r31,_UC_REGS_PTR(r4)
lwz r0,_UC_GREGS+(PT_MSR*4)(r31)
cmpwi r0,0
bne 4f /* L(do_sigret) */
#ifdef __CONTEXT_ENABLE_FPRS
# ifdef __CONTEXT_ENABLE_VRS
# ifdef PIC
mflr r8
SETUP_GOT_ACCESS(r7,got_label)
addis r7,r7,_GLOBAL_OFFSET_TABLE_-got_label@ha
addi r7,r7,_GLOBAL_OFFSET_TABLE_-got_label@l
mtlr r8
# ifdef SHARED
lwz r7,_rtld_global_ro@got(r7)
lwz r7,RTLD_GLOBAL_RO_DL_HWCAP_OFFSET+LOWORD(r7)
# else
lwz r7,_dl_hwcap@got(r7)
lwz r7,LOWORD(r7)
# endif
# else
lis r7,(_dl_hwcap+LOWORD)@ha
lwz r7,(_dl_hwcap+LOWORD)@l(r7)
# endif
andis. r7,r7,(PPC_FEATURE_HAS_ALTIVEC >> 16)
la r10,(_UC_VREGS)(r31)
beq 6f /* L(has_no_vec) */
lwz r0,(32*16)(r10)
li r9,(32*16)
cmpwi r0,0
mtspr VRSAVE,r0
beq 6f /* L(has_no_vec) */
lvx v19,r9,r10
la r9,(16)(r10)
lvx v0,0,r10
lvx v1,0,r9
addi r10,r10,32
addi r9,r9,32
mtvscr v19
lvx v2,0,r10
lvx v3,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v4,0,r10
lvx v5,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v6,0,r10
lvx v7,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v8,0,r10
lvx v9,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v10,0,r10
lvx v11,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v12,0,r10
lvx v13,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v14,0,r10
lvx v15,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v16,0,r10
lvx v17,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v18,0,r10
lvx v19,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v20,0,r10
lvx v21,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v22,0,r10
lvx v23,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v24,0,r10
lvx v25,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v26,0,r10
lvx v27,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v28,0,r10
lvx v29,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v30,0,r10
lvx v31,0,r9
addi r10,r10,32
addi r9,r9,32
lvx v10,0,r10
lvx v11,0,r9
6: /* L(has_no_vec): */
# endif /* __CONTEXT_ENABLE_VRS */
/* Restore the floating-point registers */
lfd fp31,_UC_FREGS+(32*8)(r31)
lfd fp0,_UC_FREGS+(0*8)(r31)
# ifdef _ARCH_PWR6
/* Use the extended four-operand version of the mtfsf insn. */
mtfsf 0xff,fp31,1,0
# else
.machine push
.machine "power6"
/* Availability of DFP indicates a 64-bit FPSCR. */
andi. r6,r7,PPC_FEATURE_HAS_DFP
beq 7f
/* Use the extended four-operand version of the mtfsf insn. */
mtfsf 0xff,fp31,1,0
b 8f
/* Continue to operate on the FPSCR as if it were 32-bits. */
7: mtfsf 0xff,fp31
8: .machine pop
#endif /* _ARCH_PWR6 */
lfd fp1,_UC_FREGS+(1*8)(r31)
lfd fp2,_UC_FREGS+(2*8)(r31)
lfd fp3,_UC_FREGS+(3*8)(r31)
lfd fp4,_UC_FREGS+(4*8)(r31)
lfd fp5,_UC_FREGS+(5*8)(r31)
lfd fp6,_UC_FREGS+(6*8)(r31)
lfd fp7,_UC_FREGS+(7*8)(r31)
lfd fp8,_UC_FREGS+(8*8)(r31)
lfd fp9,_UC_FREGS+(9*8)(r31)
lfd fp10,_UC_FREGS+(10*8)(r31)
lfd fp11,_UC_FREGS+(11*8)(r31)
lfd fp12,_UC_FREGS+(12*8)(r31)
lfd fp13,_UC_FREGS+(13*8)(r31)
lfd fp14,_UC_FREGS+(14*8)(r31)
lfd fp15,_UC_FREGS+(15*8)(r31)
lfd fp16,_UC_FREGS+(16*8)(r31)
lfd fp17,_UC_FREGS+(17*8)(r31)
lfd fp18,_UC_FREGS+(18*8)(r31)
lfd fp19,_UC_FREGS+(19*8)(r31)
lfd fp20,_UC_FREGS+(20*8)(r31)
lfd fp21,_UC_FREGS+(21*8)(r31)
lfd fp22,_UC_FREGS+(22*8)(r31)
lfd fp23,_UC_FREGS+(23*8)(r31)
lfd fp24,_UC_FREGS+(24*8)(r31)
lfd fp25,_UC_FREGS+(25*8)(r31)
lfd fp26,_UC_FREGS+(26*8)(r31)
lfd fp27,_UC_FREGS+(27*8)(r31)
lfd fp28,_UC_FREGS+(28*8)(r31)
lfd fp29,_UC_FREGS+(29*8)(r31)
lfd fp30,_UC_FREGS+(30*8)(r31)
lfd fp31,_UC_FREGS+(31*8)(r31)
#endif /* __CONTEXT_ENABLE_FPRS */
#ifdef __CONTEXT_ENABLE_E500
setcontext_e500
#endif
/* Restore LR and CCR, and set CTR to the NIP value */
lwz r3,_UC_GREGS+(PT_LNK*4)(r31)
lwz r4,_UC_GREGS+(PT_NIP*4)(r31)
lwz r5,_UC_GREGS+(PT_CCR*4)(r31)
mtlr r3
mtctr r4
mtcr r5
/* Restore the general registers */
lwz r3,_UC_GREGS+(PT_R3*4)(r31)
lwz r4,_UC_GREGS+(PT_R4*4)(r31)
lwz r5,_UC_GREGS+(PT_R5*4)(r31)
lwz r6,_UC_GREGS+(PT_R6*4)(r31)
lwz r7,_UC_GREGS+(PT_R7*4)(r31)
lwz r8,_UC_GREGS+(PT_R8*4)(r31)
lwz r9,_UC_GREGS+(PT_R9*4)(r31)
lwz r10,_UC_GREGS+(PT_R10*4)(r31)
lwz r11,_UC_GREGS+(PT_R11*4)(r31)
lwz r12,_UC_GREGS+(PT_R12*4)(r31)
lwz r13,_UC_GREGS+(PT_R13*4)(r31)
lwz r14,_UC_GREGS+(PT_R14*4)(r31)
lwz r15,_UC_GREGS+(PT_R15*4)(r31)
lwz r16,_UC_GREGS+(PT_R16*4)(r31)
lwz r17,_UC_GREGS+(PT_R17*4)(r31)
lwz r18,_UC_GREGS+(PT_R18*4)(r31)
lwz r19,_UC_GREGS+(PT_R19*4)(r31)
lwz r20,_UC_GREGS+(PT_R20*4)(r31)
lwz r21,_UC_GREGS+(PT_R21*4)(r31)
lwz r22,_UC_GREGS+(PT_R22*4)(r31)
lwz r23,_UC_GREGS+(PT_R23*4)(r31)
lwz r24,_UC_GREGS+(PT_R24*4)(r31)
lwz r25,_UC_GREGS+(PT_R25*4)(r31)
lwz r26,_UC_GREGS+(PT_R26*4)(r31)
lwz r27,_UC_GREGS+(PT_R27*4)(r31)
lwz r28,_UC_GREGS+(PT_R28*4)(r31)
lwz r29,_UC_GREGS+(PT_R29*4)(r31)
lwz r30,_UC_GREGS+(PT_R30*4)(r31)
lwz r1,_UC_GREGS+(PT_R1*4)(r31)
lwz r31,_UC_GREGS+(PT_R31*4)(r31)
bctr
3:/*L(error_exit):*/
lwz r0,_FRAME_LR_SAVE+16(r1)
addi r1,r1,16
mtlr r0
blr
4:/*L(do_sigret):*/
addi r1,r4,-0xd0
li r0,SYS_ify(rt_sigreturn)
sc
/* NOTREACHED */
END(__CONTEXT_FUNC_NAME)
|
