about summary refs log tree commit diff
path: root/sysdeps/aarch64/fpu/Versions
blob: cc15ce2d1e26b2c372a9095d84421cab866fad4e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
libmvec {
  GLIBC_2.38 {
    _ZGVnN2v_cos;
    _ZGVnN2v_exp;
    _ZGVnN2v_log;
    _ZGVnN2v_sin;
    _ZGVnN4v_cosf;
    _ZGVnN4v_expf;
    _ZGVnN4v_logf;
    _ZGVnN4v_sinf;
    _ZGVsMxv_cos;
    _ZGVsMxv_cosf;
    _ZGVsMxv_exp;
    _ZGVsMxv_expf;
    _ZGVsMxv_log;
    _ZGVsMxv_logf;
    _ZGVsMxv_sin;
    _ZGVsMxv_sinf;
  }
  GLIBC_2.39 {
    _ZGVnN2v_cosf;
    _ZGVnN2v_expf;
    _ZGVnN2v_logf;
    _ZGVnN2v_sinf;
    _ZGVnN4v_acosf;
    _ZGVnN2v_acosf;
    _ZGVnN2v_acos;
    _ZGVsMxv_acosf;
    _ZGVsMxv_acos;
    _ZGVnN4v_asinf;
    _ZGVnN2v_asinf;
    _ZGVnN2v_asin;
    _ZGVsMxv_asinf;
    _ZGVsMxv_asin;
    _ZGVnN4v_atanf;
    _ZGVnN2v_atanf;
    _ZGVnN2v_atan;
    _ZGVsMxv_atanf;
    _ZGVsMxv_atan;
    _ZGVnN4vv_atan2f;
    _ZGVnN2vv_atan2f;
    _ZGVnN2vv_atan2;
    _ZGVsMxvv_atan2f;
    _ZGVsMxvv_atan2;
    _ZGVnN4v_exp10f;
    _ZGVnN2v_exp10f;
    _ZGVnN2v_exp10;
    _ZGVsMxv_exp10f;
    _ZGVsMxv_exp10;
    _ZGVnN4v_exp2f;
    _ZGVnN2v_exp2f;
    _ZGVnN2v_exp2;
    _ZGVsMxv_exp2f;
    _ZGVsMxv_exp2;
    _ZGVnN4v_expm1f;
    _ZGVnN2v_expm1f;
    _ZGVnN2v_expm1;
    _ZGVsMxv_expm1f;
    _ZGVsMxv_expm1;
    _ZGVnN4v_log10f;
    _ZGVnN2v_log10f;
    _ZGVnN2v_log10;
    _ZGVsMxv_log10f;
    _ZGVsMxv_log10;
    _ZGVnN4v_log1pf;
    _ZGVnN2v_log1pf;
    _ZGVnN2v_log1p;
    _ZGVsMxv_log1pf;
    _ZGVsMxv_log1p;
    _ZGVnN4v_log2f;
    _ZGVnN2v_log2f;
    _ZGVnN2v_log2;
    _ZGVsMxv_log2f;
    _ZGVsMxv_log2;
    _ZGVnN4v_tanf;
    _ZGVnN2v_tanf;
    _ZGVnN2v_tan;
    _ZGVsMxv_tanf;
    _ZGVsMxv_tan;
  }
  GLIBC_2.40 {
    _ZGVnN2v_acosh;
    _ZGVnN2v_acoshf;
    _ZGVnN4v_acoshf;
    _ZGVsMxv_acosh;
    _ZGVsMxv_acoshf;
    _ZGVnN2v_asinh;
    _ZGVnN2v_asinhf;
    _ZGVnN4v_asinhf;
    _ZGVsMxv_asinh;
    _ZGVsMxv_asinhf;
    _ZGVnN2v_atanh;
    _ZGVnN2v_atanhf;
    _ZGVnN4v_atanhf;
    _ZGVsMxv_atanh;
    _ZGVsMxv_atanhf;
    _ZGVnN2v_cbrt;
    _ZGVnN2v_cbrtf;
    _ZGVnN4v_cbrtf;
    _ZGVsMxv_cbrt;
    _ZGVsMxv_cbrtf;
    _ZGVnN2v_cosh;
    _ZGVnN2v_coshf;
    _ZGVnN4v_coshf;
    _ZGVsMxv_cosh;
    _ZGVsMxv_coshf;
    _ZGVnN2v_erf;
    _ZGVnN2v_erff;
    _ZGVnN4v_erff;
    _ZGVsMxv_erf;
    _ZGVsMxv_erff;
    _ZGVnN2v_erfc;
    _ZGVnN2v_erfcf;
    _ZGVnN4v_erfcf;
    _ZGVsMxv_erfc;
    _ZGVsMxv_erfcf;
    _ZGVnN4vv_hypotf;
    _ZGVnN2vv_hypotf;
    _ZGVnN2vv_hypot;
    _ZGVsMxvv_hypotf;
    _ZGVsMxvv_hypot;
    _ZGVnN4vv_powf;
    _ZGVnN2vv_powf;
    _ZGVnN2vv_pow;
    _ZGVsMxvv_powf;
    _ZGVsMxvv_pow;
    _ZGVnN2v_sinh;
    _ZGVnN2v_sinhf;
    _ZGVnN4v_sinhf;
    _ZGVsMxv_sinh;
    _ZGVsMxv_sinhf;
    _ZGVnN2v_tanh;
    _ZGVnN2v_tanhf;
    _ZGVnN4v_tanhf;
    _ZGVsMxv_tanh;
    _ZGVsMxv_tanhf;
  }
}