about summary refs log tree commit diff
path: root/sysdeps/aarch64
Commit message (Expand)AuthorAgeFilesLines
* elf: Consolidate stackinfo.hAdhemerval Zanella26 hours1-33/+0
* AArch64: Remove zva_128 from memsetWilco Dijkstra4 days1-24/+1
* math: Use tanf from CORE-MATHAdhemerval Zanella11 days1-4/+0
* math: Use lgammaf from CORE-MATHAdhemerval Zanella11 days1-4/+0
* math: Use erff from CORE-MATHAdhemerval Zanella11 days1-1/+0
* math: Use cbrtf from CORE-MATHAdhemerval Zanella11 days1-4/+0
* aarch64: Remove non-temporal load/stores from oryon-1's memsetAndrew Pinski12 days1-26/+0
* aarch64: Remove non-temporal load/stores from oryon-1's memcpyAndrew Pinski12 days1-40/+0
* AArch64: Remove thunderx{,2} memcpyAndrew Pinski13 days7-792/+0
* AArch64: Remove SVE erf and erfc tablesJoe Ramsay2024-11-0116-2691/+50
* math: Use log10p1f from CORE-MATHAdhemerval Zanella2024-11-011-4/+0
* math: Use log1pf from CORE-MATHAdhemerval Zanella2024-11-011-8/+0
* math: Use log2p1f from CORE-MATHAdhemerval Zanella2024-11-011-4/+0
* math: Use expm1f from CORE-MATHAdhemerval Zanella2024-11-011-4/+1
* math: Use exp2m1f from CORE-MATHAdhemerval Zanella2024-11-011-4/+0
* math: Use exp10m1f from CORE-MATHAdhemerval Zanella2024-11-011-4/+0
* AArch64: Small optimisation in AdvSIMD erf and erfcJoe Ramsay2024-10-282-15/+23
* replace tgammaf by the CORE-MATH implementationPaul Zimmermann2024-10-111-4/+0
* AArch64: Simplify rounding-multiply pattern in several AdvSIMD routinesJoe Ramsay2024-09-235-38/+30
* AArch64: Improve codegen in users of ADVSIMD expm1f helperJoe Ramsay2024-09-234-91/+58
* AArch64: Improve codegen in users of AdvSIMD log1pf helperJoe Ramsay2024-09-235-139/+146
* AArch64: Improve codegen in SVE F32 logsJoe Ramsay2024-09-233-47/+69
* AArch64: Improve codegen in SVE expf & related routinesJoe Ramsay2024-09-235-148/+136
* AArch64: Add vector logp1 alias for log1pJoe Ramsay2024-09-197-0/+25
* AArch64: Remove memset-reg.hWilco Dijkstra2024-09-106-35/+28
* AArch64: Optimize memsetWilco Dijkstra2024-09-091-111/+84
* aarch64: Avoid redundant MOVs in AdvSIMD F32 logsJoe Ramsay2024-09-093-45/+72
* aarch64: Regenerate ULPsAdhemerval Zanella2024-08-071-32/+32
* AArch64: Improve generic strlenWilco Dijkstra2024-08-071-12/+27
* aarch64: Regenerate ULPsAdhemerval Zanella2024-07-251-4/+4
* Aarch64: Add new memset for Qualcomm's oryon-1 coreAndrew Pinski2024-06-304-0/+176
* Aarch64: Add memcpy for qualcomm's oryon-1 coreAndrew Pinski2024-06-305-0/+316
* aarch64: Update ulpsAdhemerval Zanella2024-06-181-0/+60
* Convert to autoconf 2.72 (vanilla release, no distribution patches)Andreas K. Hüttel2024-06-171-78/+77
* Implement C23 logp1Joseph Myers2024-06-171-0/+20
* aarch64: Remove duplicate memchr/strlen in libc.a (BZ 31777)Adhemerval Zanella2024-05-232-0/+6
* aarch64/fpu: Add vector variants of powJoe Ramsay2024-05-2120-12/+2231
* aarch64: Update ulpsAdhemerval Zanella2024-05-201-0/+20
* aarch64/fpu: Add vector variants of cbrtJoe Ramsay2024-05-1613-0/+521
* aarch64/fpu: Add vector variants of hypotJoe Ramsay2024-05-1613-0/+324
* aarch64: Fix AdvSIMD libmvec routines for big-endianJoe Ramsay2024-05-1417-85/+119
* elf: Only process multiple tunable once (BZ 31686)Adhemerval Zanella2024-05-071-0/+4
* AArch64: Remove unused defines of CPU namesWilco Dijkstra2024-04-301-7/+0
* aarch64: Enhanced CPU diagnostics for ld.soFlorian Weimer2024-04-081-0/+84
* aarch64: Remove ld.so __tls_get_addr plt usageAdhemerval Zanella2024-04-041-1/+2
* aarch64/fpu: Add vector variants of erfcJoe Ramsay2024-04-0416-1/+4892
* aarch64/fpu: Add vector variants of tanhJoe Ramsay2024-04-0413-1/+374
* aarch64/fpu: Add vector variants of sinhJoe Ramsay2024-04-0415-0/+567
* aarch64/fpu: Add vector variants of atanhJoe Ramsay2024-04-0413-0/+283
* aarch64/fpu: Add vector variants of asinhJoe Ramsay2024-04-0413-0/+484