about summary refs log tree commit diff
path: root/sysdeps/x86_64/fpu/test-double-libmvec-tanh-avx512f.c
diff options
context:
space:
mode:
authorSunil K Pandey <skpgkp2@gmail.com>2022-03-07 10:47:14 -0800
committerSunil K Pandey <skpgkp2@gmail.com>2022-03-07 21:44:08 -0800
commit1025469bf64c1572524343531dfa553a9d0a9cc2 (patch)
tree51ee400792fa1c13ebd53e0b0501a201107959af /sysdeps/x86_64/fpu/test-double-libmvec-tanh-avx512f.c
parentb44b6f4288a772816d8d92785e9106086d593172 (diff)
downloadglibc-1025469bf64c1572524343531dfa553a9d0a9cc2.tar.gz
glibc-1025469bf64c1572524343531dfa553a9d0a9cc2.tar.xz
glibc-1025469bf64c1572524343531dfa553a9d0a9cc2.zip
x86_64: Fix svml_d_log1p2_core_sse4.S code formatting
This commit contains following formatting changes

1. Instructions proceeded by a tab.
2. Instruction less than 8 characters in length have a tab
   between it and the first operand.
3. Instruction greater than 7 characters in length have a
   space between it and the first operand.
4. Tabs after `#define`d names and their value.
5. 8 space at the beginning of line replaced by tab.
6. Indent comments with code.
7. Remove redundent .text section.
8. 1 space between line content and line comment.
9. Space after all commas.

Reviewed-by: Noah Goldstein <goldstein.w.n@gmail.com>
Diffstat (limited to 'sysdeps/x86_64/fpu/test-double-libmvec-tanh-avx512f.c')
0 files changed, 0 insertions, 0 deletions