diff options
| author | MayShao-oc <MayShao-oc@zhaoxin.com> | 2024-06-29 11:58:28 +0800 |
|---|---|---|
| committer | H.J. Lu <hjl.tools@gmail.com> | 2024-06-30 06:26:43 -0700 |
| commit | 9dc645cb569af8db58dab2a1b296421f29c0cd4f (patch) | |
| tree | 0bc3938dde3f6f1e8f03cc20512832e776097d5c /sysdeps/x86_64/fpu/test-double-libmvec-cosh-avx512f.c | |
| parent | c19457aec67da28a3f78badef53556cd55640a6e (diff) | |
| download | glibc-9dc645cb569af8db58dab2a1b296421f29c0cd4f.tar.gz glibc-9dc645cb569af8db58dab2a1b296421f29c0cd4f.tar.xz glibc-9dc645cb569af8db58dab2a1b296421f29c0cd4f.zip | |
x86: Set default non_temporal_threshold for Zhaoxin processors
Current 'non_temporal_threshold' set to 'non_temporal_threshold_lowbound' on Zhaoxin processors without ERMS. The default 'non_temporal_threshold_lowbound' is too small for the KH-40000 and KX-7000 Zhaoxin processors, this patch updates the value to 'shared / cachesize_non_temporal_divisor'. Reviewed-by: Noah Goldstein <goldstein.w.n@gmail.com>
Diffstat (limited to 'sysdeps/x86_64/fpu/test-double-libmvec-cosh-avx512f.c')
0 files changed, 0 insertions, 0 deletions