about summary refs log tree commit diff
path: root/sysdeps/x86_64/fpu/multiarch/svml_d_atanh8_core_avx512.S
diff options
context:
space:
mode:
authorSunil K Pandey <skpgkp2@gmail.com>2022-03-07 10:47:10 -0800
committerSunil K Pandey <skpgkp2@gmail.com>2022-03-07 21:14:10 -0800
commit452c6df9d5329542039e592a9012109d41ffcf9d (patch)
treeeb384311f5b8b1e1c2d8b4c9e11d6ee91e0b6d1f /sysdeps/x86_64/fpu/multiarch/svml_d_atanh8_core_avx512.S
parent8849864bb120eb88278c3ce82c31b66aaed39090 (diff)
downloadglibc-452c6df9d5329542039e592a9012109d41ffcf9d.tar.gz
glibc-452c6df9d5329542039e592a9012109d41ffcf9d.tar.xz
glibc-452c6df9d5329542039e592a9012109d41ffcf9d.zip
x86_64: Fix svml_d_atanh4_core_avx2.S code formatting
This commit contains following formatting changes

1. Instructions proceeded by a tab.
2. Instruction less than 8 characters in length have a tab
   between it and the first operand.
3. Instruction greater than 7 characters in length have a
   space between it and the first operand.
4. Tabs after `#define`d names and their value.
5. 8 space at the beginning of line replaced by tab.
6. Indent comments with code.
7. Remove redundent .text section.
8. 1 space between line content and line comment.
9. Space after all commas.

Reviewed-by: Noah Goldstein <goldstein.w.n@gmail.com>
Diffstat (limited to 'sysdeps/x86_64/fpu/multiarch/svml_d_atanh8_core_avx512.S')
0 files changed, 0 insertions, 0 deletions