summary refs log tree commit diff
path: root/sysdeps/riscv/nofpu
diff options
context:
space:
mode:
authorPalmer Dabbelt <palmer@dabbelt.com>2018-01-29 10:26:35 -0800
committerPalmer Dabbelt <palmer@dabbelt.com>2018-01-29 10:26:35 -0800
commit67236aeb6e27bb6c975727f119e4b4f89e416706 (patch)
tree6357a81afc3d8046ce67fc57b0bbe53b626198be /sysdeps/riscv/nofpu
parent337126607ffdaf15cbc9ccf3a96e52d71333f191 (diff)
downloadglibc-67236aeb6e27bb6c975727f119e4b4f89e416706.tar.gz
glibc-67236aeb6e27bb6c975727f119e4b4f89e416706.tar.xz
glibc-67236aeb6e27bb6c975727f119e4b4f89e416706.zip
RISC-V: Generic <math.h> and soft-fp Routines
This patch contains the miscellaneous math routines and headers we have
implemented for RISC-V.  This includes things from <math.h> that aren't
completely ISA-generic, floating-point bit manipulation, and soft-fp
hooks.

2018-01-29  Palmer Dabbelt  <palmer@sifive.com>

        * sysdeps/riscv/bits/fenv.h: New file.
        * sysdeps/riscv/e_sqrtl.c: Likewise.
        * sysdeps/riscv/fpu_control.h: Likewise.
        * sysdeps/riscv/math-tests.h: Likewise.
        * sysdeps/riscv/nofpu/Implies: Likewise.
        * sysdeps/riscv/sfp-machine.h: Likewise.
        * sysdeps/riscv/tininess.h: Likewise.
Diffstat (limited to 'sysdeps/riscv/nofpu')
-rw-r--r--sysdeps/riscv/nofpu/Implies1
1 files changed, 1 insertions, 0 deletions
diff --git a/sysdeps/riscv/nofpu/Implies b/sysdeps/riscv/nofpu/Implies
new file mode 100644
index 0000000000..abcbadb25f
--- /dev/null
+++ b/sysdeps/riscv/nofpu/Implies
@@ -0,0 +1 @@
+ieee754/soft-fp