about summary refs log tree commit diff
path: root/sysdeps/ia64/fpu/fesetexcept.c
diff options
context:
space:
mode:
authorJoseph Myers <joseph@codesourcery.com>2016-08-16 16:19:55 +0000
committerJoseph Myers <joseph@codesourcery.com>2016-08-16 16:19:55 +0000
commit272ea6120790bccfc2d13534486aff69f7ff09d4 (patch)
tree9f0eda5a9370e4d074e74093b632d9058e8d7a95 /sysdeps/ia64/fpu/fesetexcept.c
parente03d01b9f2a88337e061a1885cc7f431063a083a (diff)
downloadglibc-272ea6120790bccfc2d13534486aff69f7ff09d4.tar.gz
glibc-272ea6120790bccfc2d13534486aff69f7ff09d4.tar.xz
glibc-272ea6120790bccfc2d13534486aff69f7ff09d4.zip
Add fesetexcept: ia64.
This patch adds an IA64 version of fesetexcept.  Untested.

	* sysdeps/ia64/fpu/fesetexcept.c: New file.
Diffstat (limited to 'sysdeps/ia64/fpu/fesetexcept.c')
-rw-r--r--sysdeps/ia64/fpu/fesetexcept.c31
1 files changed, 31 insertions, 0 deletions
diff --git a/sysdeps/ia64/fpu/fesetexcept.c b/sysdeps/ia64/fpu/fesetexcept.c
new file mode 100644
index 0000000000..d6004b6cb5
--- /dev/null
+++ b/sysdeps/ia64/fpu/fesetexcept.c
@@ -0,0 +1,31 @@
+/* Set given exception flags.  IA64 version.
+   Copyright (C) 2016 Free Software Foundation, Inc.
+   This file is part of the GNU C Library.
+
+   The GNU C Library is free software; you can redistribute it and/or
+   modify it under the terms of the GNU Lesser General Public
+   License as published by the Free Software Foundation; either
+   version 2.1 of the License, or (at your option) any later version.
+
+   The GNU C Library is distributed in the hope that it will be useful,
+   but WITHOUT ANY WARRANTY; without even the implied warranty of
+   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+   Lesser General Public License for more details.
+
+   You should have received a copy of the GNU Lesser General Public
+   License along with the GNU C Library; if not, see
+   <http://www.gnu.org/licenses/>.  */
+
+#include <fenv.h>
+
+int
+fesetexcept (int excepts)
+{
+  fenv_t fpsr;
+
+  __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));
+  fpsr |= ((excepts & FE_ALL_EXCEPT) << 13);
+  __asm__ __volatile__ ("mov.m ar.fpsr=%0" :: "r" (fpsr) : "memory");
+
+  return 0;
+}