diff options
| author | Joe Ramsay <Joe.Ramsay@arm.com> | 2023-06-28 12:19:37 +0100 |
|---|---|---|
| committer | Szabolcs Nagy <szabolcs.nagy@arm.com> | 2023-06-30 09:04:16 +0100 |
| commit | 3bb1af20513b8b70b8d404c71fb0956f00f8bf6b (patch) | |
| tree | 1043f476abc9d2587a2d2ee8f1dabd06b104162a /sysdeps/aarch64/fpu/Versions | |
| parent | aed39a3aa3ea68b14dce3395fb14b1416541e6c6 (diff) | |
| download | glibc-3bb1af20513b8b70b8d404c71fb0956f00f8bf6b.tar.gz glibc-3bb1af20513b8b70b8d404c71fb0956f00f8bf6b.tar.xz glibc-3bb1af20513b8b70b8d404c71fb0956f00f8bf6b.zip | |
aarch64: Add vector implementations of sin routines
Optimised implementations for single and double precision, Advanced SIMD and SVE, copied from Arm Optimized Routines. As previously, data tables are used via a barrier to prevent overly aggressive constant inlining. Special-case handlers are marked NOINLINE to avoid incurring the penalty of switching call standards unnecessarily. Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
Diffstat (limited to 'sysdeps/aarch64/fpu/Versions')
| -rw-r--r-- | sysdeps/aarch64/fpu/Versions | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/sysdeps/aarch64/fpu/Versions b/sysdeps/aarch64/fpu/Versions index 5222a6f180..d26b3968a9 100644 --- a/sysdeps/aarch64/fpu/Versions +++ b/sysdeps/aarch64/fpu/Versions @@ -1,8 +1,12 @@ libmvec { GLIBC_2.38 { _ZGVnN2v_cos; + _ZGVnN2v_sin; _ZGVnN4v_cosf; + _ZGVnN4v_sinf; _ZGVsMxv_cos; _ZGVsMxv_cosf; + _ZGVsMxv_sin; + _ZGVsMxv_sinf; } } |