about summary refs log tree commit diff
path: root/ChangeLog
diff options
context:
space:
mode:
authorWilco Dijkstra <wdijkstr@arm.com>2014-08-07 16:29:55 +0000
committerWilco Dijkstra <wdijkstr@arm.com>2014-08-07 16:29:55 +0000
commit656b84c2ef525e3b69802c9057c5897e327b0332 (patch)
treeb6cf594f11d613c778e7c4cbd063c316a42ce5b2 /ChangeLog
parent538e9e454de75c5528d1a7c8f57ede9ccad39d00 (diff)
downloadglibc-656b84c2ef525e3b69802c9057c5897e327b0332.tar.gz
glibc-656b84c2ef525e3b69802c9057c5897e327b0332.tar.xz
glibc-656b84c2ef525e3b69802c9057c5897e327b0332.zip
This patch adds new function libc_feholdsetround_noex_aarch64_ctx, enabling
further optimization. libc_feholdsetround_aarch64_ctx now only needs to
read the FPCR in the typical case, avoiding a redundant FPSR read.
Performance results show a good improvement (5-10% on sin()) on cores with
expensive FPCR/FPSR instructions.
Diffstat (limited to 'ChangeLog')
-rw-r--r--ChangeLog5
1 files changed, 5 insertions, 0 deletions
diff --git a/ChangeLog b/ChangeLog
index f1c965e321..1702300704 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,5 +1,10 @@
 2014-08-07  Wilco Dijkstra  <wdijkstr@arm.com>
 
+	* sysdeps/aarch64/fpu/math_private.h
+	(libc_feholdsetround_noex_aarch64_ctx): New function.
+
+2014-08-07  Wilco Dijkstra  <wdijkstr@arm.com>
+
 	* sysdeps/arm/armv6/strcpy.S (strcpy):
 	Fix performance issue in misaligned cases.