diff options
| author | H.J. Lu <hjl.tools@gmail.com> | 2016-03-28 19:22:59 -0700 |
|---|---|---|
| committer | H.J. Lu <hjl.tools@gmail.com> | 2016-03-28 19:23:31 -0700 |
| commit | 0791f91dff9a77263fa8173b143d854cad902c6d (patch) | |
| tree | 72a8411f6e8a1f8e6edfcdc93ed79789000c71a2 /ChangeLog | |
| parent | 9ff9351d028d43af1cc2eaf432004ada0996bbf0 (diff) | |
| download | glibc-0791f91dff9a77263fa8173b143d854cad902c6d.tar.gz glibc-0791f91dff9a77263fa8173b143d854cad902c6d.tar.xz glibc-0791f91dff9a77263fa8173b143d854cad902c6d.zip | |
Initial Enhanced REP MOVSB/STOSB (ERMS) support
The newer Intel processors support Enhanced REP MOVSB/STOSB (ERMS) which has a feature bit in CPUID. This patch adds the Enhanced REP MOVSB/STOSB (ERMS) bit to x86 cpu-features. * sysdeps/x86/cpu-features.h (bit_cpu_ERMS): New. (index_cpu_ERMS): Likewise. (reg_ERMS): Likewise.
Diffstat (limited to 'ChangeLog')
| -rw-r--r-- | ChangeLog | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/ChangeLog b/ChangeLog index 4c8a788072..ad5d881ba7 100644 --- a/ChangeLog +++ b/ChangeLog @@ -1,3 +1,9 @@ +2016-03-28 H.J. Lu <hongjiu.lu@intel.com> + + * sysdeps/x86/cpu-features.h (bit_cpu_ERMS): New. + (index_cpu_ERMS): Likewise. + (reg_ERMS): Likewise. + 2016-03-28 Aurelien Jarno <aurelien@aurel32.net> * sysdeps/unix/sysv/linux/sys/personality.h (UNAME26, FDPIC_FUNCPTRS, |