about summary refs log tree commit diff
diff options
context:
space:
mode:
authorRich Felker <dalias@aerifal.cx>2012-09-15 03:19:41 -0400
committerRich Felker <dalias@aerifal.cx>2012-09-15 03:19:41 -0400
commit075fdb909b7692df7f3c440331114a754267a167 (patch)
tree3b2ece143f2689d06cba1b85aa17b86d654c6f14
parentaeaceb1fa89b865eb0bca739da9c450b5a054866 (diff)
downloadmusl-075fdb909b7692df7f3c440331114a754267a167.tar.gz
musl-075fdb909b7692df7f3c440331114a754267a167.tar.xz
musl-075fdb909b7692df7f3c440331114a754267a167.zip
fix syscall asm constraints for arm too
no problems were detected so far, but the constraints seem to have
been invalid just like the mips ones.
-rw-r--r--arch/arm/syscall_arch.h8
1 files changed, 4 insertions, 4 deletions
diff --git a/arch/arm/syscall_arch.h b/arch/arm/syscall_arch.h
index 14ca8525..f50c3b41 100644
--- a/arch/arm/syscall_arch.h
+++ b/arch/arm/syscall_arch.h
@@ -24,7 +24,7 @@ static inline long __syscall1(long n, long a)
 {
 	register long r7 __asm__("r7") = n;
 	register long r0 __asm__("r0") = a;
-	__asm_syscall("r"(r7), "r"(r0));
+	__asm_syscall("r"(r7), "0"(r0));
 }
 
 static inline long __syscall2(long n, long a, long b)
@@ -32,7 +32,7 @@ static inline long __syscall2(long n, long a, long b)
 	register long r7 __asm__("r7") = n;
 	register long r0 __asm__("r0") = a;
 	register long r1 __asm__("r1") = b;
-	__asm_syscall("r"(r7), "r"(r0), "r"(r1));
+	__asm_syscall("r"(r7), "0"(r0), "r"(r1));
 }
 
 static inline long __syscall3(long n, long a, long b, long c)
@@ -41,7 +41,7 @@ static inline long __syscall3(long n, long a, long b, long c)
 	register long r0 __asm__("r0") = a;
 	register long r1 __asm__("r1") = b;
 	register long r2 __asm__("r2") = c;
-	__asm_syscall("r"(r7), "r"(r0), "r"(r1), "r"(r2));
+	__asm_syscall("r"(r7), "0"(r0), "r"(r1), "r"(r2));
 }
 
 static inline long __syscall4(long n, long a, long b, long c, long d)
@@ -51,7 +51,7 @@ static inline long __syscall4(long n, long a, long b, long c, long d)
 	register long r1 __asm__("r1") = b;
 	register long r2 __asm__("r2") = c;
 	register long r3 __asm__("r3") = d;
-	__asm_syscall("r"(r7), "r"(r0), "r"(r1), "r"(r2), "r"(r3));
+	__asm_syscall("r"(r7), "0"(r0), "r"(r1), "r"(r2), "r"(r3));
 }
 
 #else