blob: 9985a9930e832fe20cf3711bea86b8ad8ba0d5d1 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/* Copyright (C) 1994, 1997 Free Software Foundation, Inc.
This file is part of the GNU C Library.
Contributed by Joel Sherrill (jsherril@redstone-emh2.army.mil),
On-Line Applications Research Corporation.
The GNU C Library is free software; you can redistribute it and/or
modify it under the terms of the GNU Lesser General Public
License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version.
The GNU C Library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
Lesser General Public License for more details.
You should have received a copy of the GNU Lesser General Public
License along with the GNU C Library; if not, write to the Free
Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
02111-1307 USA. */
#include <standalone.h>
#include "i960ca.h"
/* _Board_Initialize()
This routine initializes the board.
NOTE: Only tested on a Cyclone CVME961 but should be OK on any i960ca board. */
void
_Board_Initialize ()
{
struct i80960ca_prcb *prcb; /* ptr to processor control block */
struct i80960ca_ctltbl *ctl_tbl; /* ptr to control table */
static inline struct i80960ca_prcb *get_prcb()
{ register struct i80960ca_prcb *_prcb = 0;
asm volatile( "calls 5; \
mov g0,%0" \
: "=d" (_prcb) \
: "0" (_prcb) );
return ( _prcb );
}
prcb = get_prcb ();
ctl_tbl = prcb->control_tbl;
/* The following configures the data breakpoint (which must be set
* before this is executed) to break on writes only.
*/
ctl_tbl->bpcon &= ~0x00cc0000;
reload_ctl_group (6);
/* bit 31 of the Register Cache Control can be set to
* enable an alternative caching algorithm. It does
* not appear to help our applications.
*/
/* Configure Number of Register Caches */
prcb->reg_cache_cfg = 8;
soft_reset (prcb);
}
|
