about summary refs log tree commit diff
path: root/sysdeps
Commit message (Expand)AuthorAgeFilesLines
* aarch64: Use memcpy_simd as the default memcpyWilco Dijkstra2024-04-096-372/+84
* AArch64: Improve strrchrWilco Dijkstra2024-04-091-25/+33
* AArch64: Optimize strnlenWilco Dijkstra2024-04-091-21/+18
* AArch64: Optimize strlenWilco Dijkstra2024-04-091-8/+12
* AArch64: Optimize strcpyWilco Dijkstra2024-04-091-17/+19
* AArch64: Improve strchrnulWilco Dijkstra2024-04-091-2/+10
* AArch64: Optimize strchrWilco Dijkstra2024-04-091-28/+24
* AArch64: Improve strlen_asimdWilco Dijkstra2024-04-091-12/+4
* AArch64: Optimize memrchrWilco Dijkstra2024-04-091-9/+11
* AArch64: Optimize memchrWilco Dijkstra2024-04-091-13/+14
* aarch64: Optimize string functions with shrn instructionDanila Kutenin2024-04-096-102/+59
* AArch64: Optimize memcmpWilco Dijkstra2024-04-091-107/+134
* AArch64: Improve strnlen performanceWilco Dijkstra2024-04-091-181/+89
* aarch64: use PTR_ARG and SIZE_ARG instead of DELOUSESzabolcs Nagy2024-04-0928-75/+74
* x86_64: Optimize ffsll function code size.Sunil K Pandey2024-01-311-5/+5
* x86: Fix incorrect scope of setting `shared_per_thread` [BZ# 30745]Noah Goldstein2023-09-111-5/+4
* x86: Use `3/4*sizeof(per-thread-L3)` as low bound for NT threshold.Noah Goldstein2023-09-111-1/+10
* x86: Fix slight bug in `shared_per_thread` cache size calculation.Noah Goldstein2023-09-111-2/+2
* x86: Increase `non_temporal_threshold` to roughly `sizeof_L3 / 4`Noah Goldstein2023-09-111-40/+60
* x86: Fix wcsnlen-avx2 page cross length comparison [BZ #29591]Noah Goldstein2022-11-241-5/+2
* x86-64: Require BMI2 for avx2 functions [BZ #29611]Sunil K Pandey2022-09-281-10/+28
* x86-64: Require BMI2 for strchr-avx2.S [BZ #29611]H.J. Lu2022-09-282-5/+11
* linux: Fix mq_timereceive check for 32 bit fallback code (BZ 29304)Adhemerval Zanella2022-06-301-1/+1
* x86: Fix TEST_NAME to make it a string in tst-strncmp-rtm.cNoah Goldstein2022-02-181-2/+2
* x86: Test wcscmp RTM in the wcsncmp overflow case [BZ #28896]Noah Goldstein2022-02-183-10/+48
* x86: Fallback {str|wcs}cmp RTM in the ncmp overflow case [BZ #28896]Noah Goldstein2022-02-187-5/+22
* x86-64: Test strlen and wcslen with 0 in the RSI register [BZ #28064]H.J. Lu2022-02-013-0/+108
* x86: Remove wcsnlen-sse4_1 from wcslen ifunc-impl-list [BZ #28064]Noah Goldstein2022-02-011-2/+2
* x86: Black list more Intel CPUs for TSX [BZ #27398]H.J. Lu2022-02-011-3/+31
* x86: Check RTM_ALWAYS_ABORT for RTM [BZ #28033]H.J. Lu2022-02-013-4/+8
* x86-64: Require BMI2 for __strlen_evex and __strnlen_evexH.J. Lu2022-01-271-2/+4
* x86: Optimize strlen-evex.SNoah Goldstein2022-01-271-264/+317
* x86: Fix overflow bug in wcsnlen-sse4_1 and wcsnlen-avx2 [BZ #27974]Noah Goldstein2022-01-272-38/+107
* x86-64: Add wcslen optimize for sse4.1Noah Goldstein2022-01-276-36/+63
* x86-64: Move strlen.S to multiarch/strlen-vec.SH.J. Lu2022-01-274-242/+262
* x86-64: Fix an unknown vector operation in memchr-evex.SAlice Xu2022-01-271-1/+1
* x86: Optimize memchr-evex.SNoah Goldstein2022-01-271-225/+322
* x86: Optimize strlen-avx2.SNoah Goldstein2022-01-272-214/+334
* x86: Fix overflow bug with wmemchr-sse2 and wmemchr-avx2 [BZ #27974]Noah Goldstein2022-01-272-37/+98
* x86: Optimize memchr-avx2.SNoah Goldstein2022-01-271-178/+247
* x86-64: Fix ifdef indentation in strlen-evex.SSunil K Pandey2022-01-271-8/+8
* x86-64: Use ZMM16-ZMM31 in AVX512 memmove family functionsH.J. Lu2022-01-273-19/+42
* x86-64: Use ZMM16-ZMM31 in AVX512 memset family functionsH.J. Lu2022-01-274-24/+31
* x86: Add string/memory function tests in RTM regionH.J. Lu2022-01-2712-0/+618
* x86-64: Add AVX optimized string/memory functions for RTMH.J. Lu2022-01-2752-244/+668
* x86-64: Add memcmp family functions with 256-bit EVEXH.J. Lu2022-01-275-4/+467
* x86-64: Add memset family functions with 256-bit EVEXH.J. Lu2022-01-276-14/+90
* x86-64: Add memmove family functions with 256-bit EVEXH.J. Lu2022-01-275-11/+104
* x86-64: Add strcpy family functions with 256-bit EVEXH.J. Lu2022-01-279-3/+1339
* x86-64: Add ifunc-avx2.h functions with 256-bit EVEXH.J. Lu2022-01-2724-17/+2996