about summary refs log tree commit diff
path: root/sysdeps/x86
Commit message (Expand)AuthorAgeFilesLines
...
* Add femode_t functions.Joseph Myers2016-09-071-0/+14
* X86-64: Add _dl_runtime_resolve_avx[512]_{opt|slow} [BZ #20508]H.J. Lu2016-09-062-0/+20
* X86: Change bit_YMM_state to (1 << 2)H.J. Lu2016-08-191-1/+1
* Fixed wrong vector sincos/sincosf ABI to have it compatible withAndrew Senkevich2016-07-011-0/+98
* Check Prefer_ERMS in memmove/memcpy/mempcpy/memsetH.J. Lu2016-06-301-0/+3
* Avoid array-bounds warning for strncat on i586 (bug 20260)Andreas Schwab2016-06-291-2/+1
* Check FMA after COMMON_CPUID_INDEX_80000001H.J. Lu2016-06-071-4/+9
* Count number of logical processors sharing L2 cacheH.J. Lu2016-05-271-34/+116
* Remove special L2 cache case for Knights LandingH.J. Lu2016-05-201-2/+0
* Correct Intel processor level type mask from CPUIDH.J. Lu2016-05-191-1/+1
* Check the HTT bit before counting logical threadsH.J. Lu2016-05-192-76/+85
* Support non-inclusive caches on Intel processorsH.J. Lu2016-05-131-1/+11
* Remove x86 ifunc-defines.sym and rtld-global-offsets.symH.J. Lu2016-05-114-10/+18
* Move sysdeps/x86_64/cacheinfo.c to sysdeps/x86H.J. Lu2016-05-081-0/+673
* Detect Intel Goldmont and Airmont processorsH.J. Lu2016-04-151-0/+8
* Remove Fast_Copy_Backward from Intel Core processorsH.J. Lu2016-04-011-5/+1
* Initial Enhanced REP MOVSB/STOSB (ERMS) supportH.J. Lu2016-03-281-0/+4
* [x86] Add a feature bit: Fast_Unaligned_CopyH.J. Lu2016-03-282-1/+16
* Set index_arch_AVX_Fast_Unaligned_Load only for Intel processorsH.J. Lu2016-03-222-74/+88
* Add _arch_/_cpu_ to index_*/bit_* in x86 cpu-features.hH.J. Lu2016-03-102-147/+155
* Define _HAVE_STRING_ARCH_mempcpy to 1 for x86H.J. Lu2016-03-081-0/+3
* Add _STRING_INLINE_unaligned and string_private.hH.J. Lu2016-02-182-2/+22
* Set index_Fast_Unaligned_Load for Excavator family CPUsAmit Pawar2016-01-141-0/+8
* Update copyright dates with scripts/update-copyrights.Joseph Myers2016-01-0428-28/+28
* Added memset optimized with AVX512 for KNL hardware.Andrew Senkevich2015-12-192-0/+6
* Add Prefer_MAP_32BIT_EXEC to map executable pages with MAP_32BIT hjl/32bit/masterH.J. Lu2015-12-151-0/+3
* Enable Silvermont optimizations for Knights LandingH.J. Lu2015-12-151-0/+3
* Utilize x86_64 vector math functions w/o -fopenmp.Andrew Senkevich2015-12-071-0/+6
* Update family and model detection for AMD CPUsH.J. Lu2015-11-301-12/+15
* Better workaround for aliases of *_finite symbols in vector math library.Andrew Senkevich2015-11-271-29/+0
* Run tst-prelink test for GLOB_DAT relocH.J. Lu2015-11-143-46/+0
* Add a test for prelink outputH.J. Lu2015-11-103-0/+46
* Handle more state in i386/x86_64 fesetenv (bug 16068).Joseph Myers2015-10-283-1/+347
* Fix i386/x86_64 fesetenv SSE exception clearing (bug 19181).Joseph Myers2015-10-282-1/+47
* Fix pow missing underflows (bug 18825).Joseph Myers2015-09-251-0/+1
* Rename bits/linkmap.h to linkmap.h (bug 14912).Joseph Myers2015-09-041-0/+0
* Detect and select i586/i686 implementation at run-time fedora/masterH.J. Lu2015-08-273-3/+38
* Don't disable SSE in x86-64 ld.soH.J. Lu2015-08-262-114/+0
* Move x86_64 init-arch.h to sysdeps/x86/init-arch.hH.J. Lu2015-08-201-0/+22
* nptl: Document crash due to incorrect use of locksFlorian Weimer2015-08-201-1/+3
* Also check __i586__/__i686__ for HAS_I586/HAS_I686H.J. Lu2015-08-191-8/+9
* Define HAS_CPUID/HAS_I586/HAS_I686 from -march=H.J. Lu2015-08-182-2/+29
* Check if cpuid is available in init_cpu_featuresH.J. Lu2015-08-131-0/+12
* Add _dl_x86_cpu_features to rtld_globalH.J. Lu2015-08-1310-0/+572
* Preserve bound registers for pointer pass/returnIgor Zamyatin2015-07-091-0/+2
* Do not create invalid pointers in C code of string functions.Torvald Riegel2015-07-071-7/+11
* Vector sincosf for x86_64 and tests.Andrew Senkevich2015-06-181-0/+2
* Vector sincos for x86_64 and tests.Andrew Senkevich2015-06-181-0/+2
* Vector powf for x86_64 and tests.Andrew Senkevich2015-06-181-0/+6
* Vector pow for x86_64 and tests.Andrew Senkevich2015-06-171-0/+6
generated by cgit-pink 1.4.1 (git 2.36.1) at 2024-11-02 05:17:26 +0000