about summary refs log tree commit diff
path: root/sysdeps/riscv
Commit message (Expand)AuthorAgeFilesLines
* riscv: Remove RV32 floating point functionsAlistair Francis2022-09-218-132/+40
* riscv: Consolidate the libm-test-ulpsAlistair Francis2022-09-214-1406/+0
* riscv: Update rv64 libm test ulpsDarius Rad2022-07-271-1/+1
* riscv: Update nofpu libm test ulpsDarius Rad2022-07-271-31/+39
* riscv: Use memcpy to handle unaligned access when fixing R_RISCV_RELATIVEKito Cheng2022-06-301-1/+4
* riscv: Use elf_machine_rela_relative to handle R_RISCV_RELATIVEKito Cheng2022-06-231-9/+9
* riscv: Change the relocations handled for RTLD_BOOTSTRAPFangrui Song2022-06-151-13/+10
* riscv: Remove _dl_skip_args usageAdhemerval Zanella2022-05-301-11/+1
* RISC-V: Use an autoconf template to produce `preconfigure'Maciej W. Rozycki2022-05-132-15/+82
* elf: Replace PI_STATIC_AND_HIDDEN with opposite HIDDEN_VAR_NEEDS_DYNAMIC_RELOCFangrui Song2022-04-262-5/+0
* manual: Avoid name collision in libm ULP table [BZ #28956]Tom Coldrick2022-04-112-2/+2
* Remove -z combreloc and HAVE_Z_COMBRELOCFangrui Song2022-04-041-16/+2
* Update copyright dates with scripts/update-copyrightsPaul Eggert2022-01-0194-94/+94
* malloc: Remove memusage.hAdhemerval Zanella2021-12-281-21/+0
* Remove ununsed tcb-offsetAdhemerval Zanella2021-12-172-27/+0
* riscv: align stack before calling _dl_init [BZ #28703]Aurelien Jarno2021-12-171-0/+6
* Remove TLS_TCB_ALIGN and TLS_INIT_TCB_ALIGNFlorian Weimer2021-12-091-7/+2
* nptl: Introduce <tcb-access.h> for THREAD_* accessorsFlorian Weimer2021-12-091-8/+1
* nptl: Increase default TCB alignment to 32Florian Weimer2021-12-031-3/+0
* riscv: Build with -mno-relax if linker does not support R_RISCV_ALIGNAdhemerval Zanella2021-11-033-0/+52
* riscv: Fix incorrect jal with HIDDEN_JUMPTARGETFangrui Song2021-10-281-1/+1
* ld.so: Initialize bootstrap_map.l_ld_readonly [BZ #28340]H.J. Lu2021-10-191-9/+2
* elf: Fix dynamic-link.h usage on rtld.cAdhemerval Zanella2021-10-141-3/+2
* elf: Avoid nested functions in the loader [BZ #27220]Fangrui Song2021-10-071-10/+13
* Add narrowing fma functionsJoseph Myers2021-09-221-0/+6
* ld.so: Replace DL_RO_DYN_SECTION with dl_relocate_ld [BZ #28340]H.J. Lu2021-09-222-5/+32
* elf: Remove THREAD_GSCOPE_IN_TCBSergey Bugaev2021-09-161-1/+0
* Redirect fma calls to __fma in libmJoseph Myers2021-09-152-0/+2
* riscv: Drop reliance on _GLOBAL_OFFSET_TABLE_[0]Fangrui Song2021-08-181-11/+10
* Remove sysdeps/*/tls-macros.hFangrui Song2021-08-181-47/+0
* RISC-V: Update rv64 ULPsDarius Rad2021-07-211-58/+64
* Update math: redirect roundeven functionH.J. Lu2021-06-272-1/+2
* nptl: Remove remaining code from libpthreadFlorian Weimer2021-05-212-7/+0
* Reduce the statically linked startup code [BZ #23323]Florian Weimer2021-02-251-2/+2
* nptl: Move lowlevellock into libc [BZ #15648]Florian Weimer2021-02-221-8/+0
* riscv: Initialize $gp before resolving the IRELATIVE relocationVincent Chen2021-01-101-1/+21
* riscv: support GNU indirect functionVincent Chen2021-01-102-0/+78
* Update copyright dates with scripts/update-copyrightsPaul Eggert2021-01-0295-95/+95
* nptl: Move stack list variables into _rtld_globalFlorian Weimer2020-11-161-2/+0
* RISC-V: Add _dl_start_user.Jim Wilson2020-11-101-1/+3
* aarch64: enforce >=64K guard size [BZ #26691]Szabolcs Nagy2020-10-021-0/+3
* RISC-V: Build infrastructure for 32-bit portZong Li2020-08-274-5/+6
* RISC-V: Fix llrint and llround missing exceptions on RV32Zong Li2020-08-271-0/+38
* RISC-V: Add the RV32 libm-test-ulpsAlistair Francis2020-08-272-0/+1406
* RISC-V: Add hard float support for 32-bit CPUsZong Li2020-08-274-0/+124
* RISC-V: Support the 32-bit ABI implementationAlistair Francis2020-08-276-22/+91
* RISC-V: Update lp64d libm-test-ulps according to HiFive UnleashedMaciej W. Rozycki2020-08-041-15/+18
* riscv: Use sqrt{f} builtinAdhemerval Zanella2020-06-223-56/+4
* semaphore: consolidate arch headers into a generic oneVineet Gupta2020-05-061-33/+0
* math: Remove inline math testsAdhemerval Zanella2020-03-192-1635/+0
generated by cgit-pink 1.4.1 (git 2.36.1) at 2024-10-31 13:53:41 +0000