about summary refs log tree commit diff
path: root/sysdeps/powerpc/powerpc64/fpu/multiarch/Makefile
Commit message (Collapse)AuthorAgeFilesLines
* powerpc: Remove powerpc specific sinf and cosf optimizationRajalakshmi Srinivasaraghavan2018-08-201-2/+0
| | | | | | | New generic optimization of sinf and cosf introduced by commit 599cf3976679e1b345307d9c02057f02aa95528f shows improvement compared to powerpc specific assembly version. Hence removing the powerpc assembly versions to make use of generic code.
* [BZ #21745] powerpc: build some IFUNC math functions for libc and libmTulio Magno Quites Machado Filho2017-09-151-17/+19
| | | | | | | | | | | | | | | | | | | | | | | Some math functions have to be distributed in libc because they're required by printf. libc and libm require their own builds of these functions, e.g. libc functions have to call __stack_chk_fail_local in order to bypass the PLT, while libm functions have to call __stack_chk_fail. While math/Makefile treat the generic cases, i.e. s_isinff, the multiarch Makefile has to treat its own files, i.e. s_isinff-ppc64. [BZ #21745] * sysdeps/powerpc/powerpc64/fpu/multiarch/Makefile: [$(subdir) = math] (sysdep_calls): New variable. Has the previous contents of sysdep_routines, but re-sorted.. [$(subdir) = math] (sysdep_routines): Re-use the contents from sysdep_calls. [$(subdir) = math] (libm-sysdep_routines): Remove the functions defined in sysdep_calls and replace by the respective m_* names. * sysdeps/powerpc/powerpc64/fpu/multiarch/s_isnan-ppc64.S: (compat_symbol): Undefine to avoid duplicated compat symbols in libc.
* powerpc: Add optimized version of [l]lroundfRajalakshmi Srinivasaraghavan2017-06-231-1/+1
| | | | | This patch makes use of optimized double version of llround for single precision as both the versions return [long] long type.
* powerpc: Add a POWER8-optimized version of cosf()Paul Clarke2017-05-171-1/+2
| | | | | | | | | | | | | This implementation is based on the one already used at sysdeps/powerpc/powerpc64/fpu/multiarch/s_sinf-power8.S. * sysdeps/powerpc/powerpc64/fpu/multiarch/Makefile [$(subdir) = math] (libm-sysdep_routines): Add s_cosf-power8 and s_cosf-ppc64. * sysdeps/powerpc/powerpc64/fpu/multiarch/s_cosf-power8.S: New file. * sysdeps/powerpc/powerpc64/fpu/multiarch/s_cosf-ppc64.c: Likewise. * sysdeps/powerpc/powerpc64/fpu/multiarch/s_cosf.c: Likewise. * sysdeps/powerpc/powerpc64/power8/fpu/s_cosf.S: Likewise.
* ppc: Fix modf (sNaN) for pre-POWER5+ CPU (bug 20240).Aurelien Jarno2016-07-081-0/+5
| | | | | | | | | | | | | | | | Commit a6a4395d fixed modf implementation by compiling s_modf.c and s_modff.c with -fsignaling-nans. However these files are also included from the pre-POWER5+ implementation, and thus these files should also be compiled with -fsignaling-nans. Changelog: [BZ #20240] * sysdeps/powerpc/powerpc32/power4/fpu/multiarch/Makefile (CFLAGS-s_modf-ppc32.c): New variable. (CFLAGS-s_modff-ppc32.c): Likewise. * sysdeps/powerpc/powerpc64/fpu/multiarch/Makefile (CFLAGS-s_modf-ppc64.c): Likewise. (CFLAGS-s_modff-ppc64.c): Likewise.
* powerpc: Add a POWER8-optimized version of sinf()Anton Blanchard2016-06-301-1/+2
| | | | | This uses the implementation of sinf() in sysdeps/x86_64/fpu/s_sinf.S as inspiration.
* powerpc: Add a POWER8-optimized version of expf()Tulio Magno Quites Machado Filho2016-06-301-1/+2
| | | | | | | | This implementation is based on the one already used at sysdeps/x86_64/fpu/e_expf.S. This implementation improves the performance by ~14% on average in synthetic benchmarks at the cost of decreasing accuracy to 1 ULP.
* PowerPC: llround/llroundf POWER8 optimizationAdhemerval Zanella2014-02-271-1/+1
| | | | | | This patch add a optimized llround/llroundf implementation for POWER8 using the new Move From VSR Doubleword instruction to gains some cycles from FP to GRP register move.
* PowerPC: llrint/llrintf POWER8 optimizationAdhemerval Zanella2014-02-271-1/+2
| | | | | | This patch add a optimized llrint/llrintf implementation for POWER8 using the new Move From VSR Doubleword instruction to gains some cycles from FP to GRP register move.
* PowerPC: Optimized finite/finitef for POWER8Adhemerval Zanella2014-02-271-2/+2
| | | | | | This patch add a optimized finite/finitef implementation for POWER8 using the new Move From VSR Doubleword instruction to gains some cycles from FP to GRP register move.
* PowerPC: Optimized isinf/isinff for POWER8Adhemerval Zanella2014-02-271-2/+3
| | | | | | This patch add a optimized isinf/isinff implementation for POWER8 using the new Move From VSR Doubleword instruction to gains some cycles from FP to GRP register move.
* PowerPC: Optimized isnan/isnanf for POWER8Adhemerval Zanella2014-02-271-2/+3
| | | | | | This patch add a optimized isnan/isnanf implementation for POWER8 using the new Move From VSR Doubleword instruction to gains some cycles from FP to GRP register move.
* PowerPC: multiarch hypot/hypotf for PowerPC64Adhemerval Zanella2013-12-131-1/+4
|
* PowerPC: multiarch modf/modff for PowerPC64Adhemerval Zanella2013-12-131-2/+6
|
* PowerPC: multiarch logb/logbl/logbf for PowerPC64Adhemerval Zanella2013-12-131-1/+7
|
* PowerPC: multiarch isinf/isinff for PowerPC64Adhemerval Zanella2013-12-131-2/+4
|
* PowerPC: multiarch finite/finitef for PowerPC64Adhemerval Zanella2013-12-131-2/+4
|
* PowerPC: multiarch llrint/lrint for PowerPC64Adhemerval Zanella2013-12-131-1/+2
|
* PowerPC: multiarch copysign/copysignf for PowerPC64Adhemerval Zanella2013-12-131-2/+4
|
* PowerPC: multiarch trunc/truncf for PowerPC64Adhemerval Zanella2013-12-131-1/+2
|
* PowerPC: multiarch round/roundf for PowerPC64Adhemerval Zanella2013-12-131-1/+2
|
* PowerPC: multiarch floor/floorf for PowerPC64Adhemerval Zanella2013-12-131-1/+3
|
* PowerPC: multiarch ceil/ceilf for PowerPC64Adhemerval Zanella2013-12-131-1/+2
|
* PowerPC: multiarch llround/lround for PowerPC64Adhemerval Zanella2013-12-131-1/+2
|
* PowerPC: multiarch isnan/isnanf for PowerPC64Adhemerval Zanella2013-12-131-0/+7
generated by cgit-pink 1.4.1 (git 2.36.1) at 2024-10-20 22:22:42 +0000