about summary refs log tree commit diff
path: root/sysdeps/aarch64
Commit message (Expand)AuthorAgeFilesLines
* aarch64: MTE compatible strncmp release/2.28/masterAlex Butler2024-11-041-99/+145
* aarch64: Use memcpy_simd as the default memcpyWilco Dijkstra2024-04-116-370/+81
* aarch64: Fix DT_AARCH64_VARIANT_PCS handling [BZ #26798]Szabolcs Nagy2020-11-041-8/+4
* AArch64: Use __memcpy_simd on Neoverse N2/V1Wilco Dijkstra2020-10-142-2/+4
* AArch64: Rename IS_ARES to IS_NEOVERSE_N1Wilco Dijkstra2020-10-142-2/+6
* [AArch64] Improve integer memcpyWilco Dijkstra2020-10-141-96/+101
* aarch64: Increase small and medium cases for __memcpy_genericKrzysztof Koch2020-10-141-35/+47
* AArch64: Improve backwards memmove performanceWilco Dijkstra2020-10-141-3/+4
* AArch64: Add optimized Q-register memcpyWilco Dijkstra2020-10-145-4/+255
* AArch64: Align ENTRY to a cachelineWilco Dijkstra2020-10-141-1/+1
* [AArch64] Add ifunc support for AresWilco Dijkstra2019-09-061-1/+1
* aarch64: handle STO_AARCH64_VARIANT_PCSSzabolcs Nagy2019-07-121-4/+31
* [BZ #20271] Add newlines in __libc_fatal calls.Paul Pluzhnikov2018-11-091-1/+1
* aarch64,falkor: Use vector registers for memcpySiddhesh Poyarekar2018-06-291-72/+65
* aarch64,falkor: Use vector registers for memmoveSiddhesh Poyarekar2018-06-291-105/+88
* aarch64: add HXT Phecda core memory operation ifuncsHongbo Zhang2018-06-123-5/+6
* Mark _init and _fini as hidden [BZ #23145]H.J. Lu2018-06-081-0/+2
* Remove sysdeps/aarch64/soft-fp directory.Joseph Myers2018-05-225-4/+4
* Do not include math-barriers.h in math_private.h.Joseph Myers2018-05-114-0/+4
* aarch64,falkor: Ignore prefetcher tagging for smaller copiesSiddhesh Poyarekar2018-05-111-27/+41
* aarch64,falkor: Ignore prefetcher hints for memmove tailSiddhesh Poyarekar2018-05-111-18/+28
* Move math_opt_barrier, math_force_eval to separate math-barriers.h.Joseph Myers2018-05-092-5/+27
* elf: Unify symbol address run-time calculation [BZ #19818]Maciej W. Rozycki2018-04-041-1/+1
* [PATCH 1/7] sin/cos slow paths: avoid slow paths for small inputsWilco Dijkstra2018-04-031-0/+6
* Use x86_64 backtrace as generic version.Joseph Myers2018-03-211-1/+0
* Remove all target specific __ieee754_sqrt(f/l) inlinesWilco Dijkstra2018-03-151-16/+0
* aarch64/strncmp: Use lsr instead of mov+lsrSiddhesh Poyarekar2018-03-151-4/+2
* aarch64/strncmp: Unbreak builds with old binutilsSiddhesh Poyarekar2018-03-141-2/+4
* aarch64: Improve strncmp for mutually misaligned inputsSiddhesh Poyarekar2018-03-131-15/+80
* hurd: add gscope supportSamuel Thibault2018-03-111-0/+1
* aarch64: Fix branch target to loop16Siddhesh Poyarekar2018-03-061-1/+1
* aarch64: Optimized memcmp for medium to large sizesSiddhesh Poyarekar2018-03-061-21/+55
* aarch64/strcmp: fix misaligned loop jump targetSiddhesh Poyarekar2018-02-221-1/+1
* IFUNC for Cavium ThunderX2Steve Ellcey2018-02-225-10/+51
* [AArch64] Fix include.Wilco Dijkstra2018-02-151-1/+1
* Remove slow paths from powWilco Dijkstra2018-02-121-0/+2
* [AArch64] Fix testsuite error due to fpsr/fscr changeWilco Dijkstra2018-02-101-0/+2
* [AArch64] Use builtins for fpcr/fpsrWilco Dijkstra2018-02-091-4/+11
* aarch64: Use the L() macro for labels in memcmpSiddhesh Poyarekar2018-02-021-16/+16
* aarch64: fix static pie enabled libc when main is in a shared librarySzabolcs Nagy2018-01-121-2/+11
* Update copyright dates with scripts/update-copyrights.Joseph Myers2018-01-01117-117/+117
* aarch64: update libm-test-ulpsSzabolcs Nagy2017-12-201-20/+20
* aarch64: fix memset with --disable-multi-archAdhemerval Zanella2017-12-201-0/+4
* aarch64: fix start code for static pieSzabolcs Nagy2017-12-181-1/+10
* aarch64: Improve strcmp unaligned performanceSiddhesh Poyarekar2017-12-131-2/+29
* aarch64: Avoid hidden symbols for memcpy/memmove into static binariesSiddhesh Poyarekar2017-12-041-0/+2
* Use libm_alias_float for aarch64.Joseph Myers2017-11-2813-13/+26
* Use libm_alias_double for aarch64.Joseph Myers2017-11-2713-13/+26
* aarch64: Optimized memset for falkorSiddhesh Poyarekar2017-11-209-22/+193
* aarch64: Fix f{max,min}{f} build for GCC 4.9 and 5Adhemerval Zanella2017-11-171-0/+6