diff options
author | Steve Ellcey <sellcey@caviumnetworks.com> | 2018-02-22 08:38:47 -0800 |
---|---|---|
committer | Steve Ellcey <sellcey@caviumnetworks.com> | 2018-02-22 08:38:47 -0800 |
commit | e9537dddc7c7c7b60b55ed845542c8d586164488 (patch) | |
tree | ae653efab8d31c8d5056f0d29fef30c19c0fd260 /sysdeps/unix/sysv/linux/aarch64/cpu-features.h | |
parent | da81ae645d8ee89052f109c814a68a9489f562e6 (diff) | |
download | glibc-e9537dddc7c7c7b60b55ed845542c8d586164488.tar.gz glibc-e9537dddc7c7c7b60b55ed845542c8d586164488.tar.xz glibc-e9537dddc7c7c7b60b55ed845542c8d586164488.zip |
IFUNC for Cavium ThunderX2
* sysdeps/aarch64/multiarch/Makefile (sysdep_routines): Add memcpy_thunderx2. * sysdeps/aarch64/multiarch/ifunc-impl-list.c (MAX_IFUNC): Increment to 4. (__libc_ifunc_impl_list): Add __memcpy_thunderx2. * sysdeps/aarch64/multiarch/memcpy.c (libc_ifunc): Add IS_THUNDERX2 and IS_THUNDERX2PA checks. * sysdeps/aarch64/multiarch/memcpy_thunderx.S (USE_THUNDERX2): Use macro to set name appropriately. (memcpy): Use USE_THUNDERX2 macro to modify prefetches. * sysdeps/aarch64/multiarch/memcpy_thunderx2.S: New file. * sysdeps/unix/sysv/linux/aarch64/cpu-features.h (IS_THUNDERX2PA): New macro. (IS_THUNDERX2): New macro.
Diffstat (limited to 'sysdeps/unix/sysv/linux/aarch64/cpu-features.h')
-rw-r--r-- | sysdeps/unix/sysv/linux/aarch64/cpu-features.h | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/sysdeps/unix/sysv/linux/aarch64/cpu-features.h b/sysdeps/unix/sysv/linux/aarch64/cpu-features.h index c646f9dad1..cde655b9bd 100644 --- a/sysdeps/unix/sysv/linux/aarch64/cpu-features.h +++ b/sysdeps/unix/sysv/linux/aarch64/cpu-features.h @@ -41,6 +41,11 @@ #define IS_THUNDERX(midr) (MIDR_IMPLEMENTOR(midr) == 'C' \ && MIDR_PARTNUM(midr) == 0x0a1) +#define IS_THUNDERX2PA(midr) (MIDR_IMPLEMENTOR(midr) == 'B' \ + && MIDR_PARTNUM(midr) == 0x516) +#define IS_THUNDERX2(midr) (MIDR_IMPLEMENTOR(midr) == 'C' \ + && MIDR_PARTNUM(midr) == 0xaf) + #define IS_FALKOR(midr) (MIDR_IMPLEMENTOR(midr) == 'Q' \ && MIDR_PARTNUM(midr) == 0xc00) |