summary refs log tree commit diff
path: root/sysdeps/sparc/fpu/fesetmode.c
diff options
context:
space:
mode:
authorJoseph Myers <joseph@codesourcery.com>2016-09-07 16:48:41 +0000
committerJoseph Myers <joseph@codesourcery.com>2016-09-07 16:48:41 +0000
commited29339bf95362bd540be94ea3c2b94f78d363ec (patch)
tree19d76582addbdf5e9a431b1330d70919f67a7a5b /sysdeps/sparc/fpu/fesetmode.c
parentd0a83af082f227661e1187ab55b1be551d231423 (diff)
downloadglibc-ed29339bf95362bd540be94ea3c2b94f78d363ec.tar.gz
glibc-ed29339bf95362bd540be94ea3c2b94f78d363ec.tar.xz
glibc-ed29339bf95362bd540be94ea3c2b94f78d363ec.zip
Add femode_t functions: sparc.
This patch adds SPARC versions of fegetmode and fesetmode.  Untested.

	* sysdeps/sparc/fpu/fegetmode.c: New file.
	* sysdeps/sparc/fpu/fesetmode.c: Likewise.
Diffstat (limited to 'sysdeps/sparc/fpu/fesetmode.c')
-rw-r--r--sysdeps/sparc/fpu/fesetmode.c38
1 files changed, 38 insertions, 0 deletions
diff --git a/sysdeps/sparc/fpu/fesetmode.c b/sysdeps/sparc/fpu/fesetmode.c
new file mode 100644
index 0000000000..4a0080e1a4
--- /dev/null
+++ b/sysdeps/sparc/fpu/fesetmode.c
@@ -0,0 +1,38 @@
+/* Install given floating-point control modes.  SPARC version.
+   Copyright (C) 2016 Free Software Foundation, Inc.
+   This file is part of the GNU C Library.
+
+   The GNU C Library is free software; you can redistribute it and/or
+   modify it under the terms of the GNU Lesser General Public
+   License as published by the Free Software Foundation; either
+   version 2.1 of the License, or (at your option) any later version.
+
+   The GNU C Library is distributed in the hope that it will be useful,
+   but WITHOUT ANY WARRANTY; without even the implied warranty of
+   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+   Lesser General Public License for more details.
+
+   You should have received a copy of the GNU Lesser General Public
+   License along with the GNU C Library; if not, see
+   <http://www.gnu.org/licenses/>.  */
+
+#include <fenv.h>
+#include <fpu_control.h>
+
+#define FPU_CONTROL_BITS 0xcfc00000UL
+
+int
+fesetmode (const femode_t *modep)
+{
+  femode_t fsr;
+
+  __fenv_stfsr (fsr);
+  fsr &= ~FPU_CONTROL_BITS;
+  if (modep == FE_DFL_MODE)
+    fsr |= _FPU_DEFAULT;
+  else
+    fsr |= *modep & FPU_CONTROL_BITS;
+  __fenv_ldfsr (fsr);
+
+  return 0;
+}