diff options
author | Palmer Dabbelt <palmer@dabbelt.com> | 2018-01-29 10:29:57 -0800 |
---|---|---|
committer | Palmer Dabbelt <palmer@dabbelt.com> | 2018-01-29 10:37:28 -0800 |
commit | 2268c4337ce97283c0b507ef1bfd8934edbe9b96 (patch) | |
tree | 4e0a15b4c3c537b2f939899634a6f79217c3b915 /sysdeps/riscv/nofpu/libm-test-ulps-name | |
parent | ee53fed9d8aee94d5980a36aab28889d93a4c49d (diff) | |
download | glibc-2268c4337ce97283c0b507ef1bfd8934edbe9b96.tar.gz glibc-2268c4337ce97283c0b507ef1bfd8934edbe9b96.tar.xz glibc-2268c4337ce97283c0b507ef1bfd8934edbe9b96.zip |
RISC-V: Add ABI Lists
I started with the aarch64 ABI lists and manually went through each difference, ensuring that the missing entries had been deprecated along the line. Darius generated the ulps files by running the test cases on QEMU. 2018-01-29 Palmer Dabbelt <palmer@sifive.com> * sysdeps/riscv/nofpu/libm-test-ulps: New file. * sysdeps/riscv/nofpu/libm-test-ulps-name: Likewise. * sysdeps/riscv/rv64/rvd/libm-test-ulps: Likewise. * sysdeps/riscv/rv64/rvd/libm-test-ulps-name: Likewise. * sysdeps/unix/sysv/linux/riscv/localplt.data: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/c++-types.data: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/ld.abilist: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/libanl.abilist: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/libc.abilist: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/libdl.abilist: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/libm.abilist: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/libnsl.abilist: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/librt.abilist: Likewise. * sysdeps/unix/sysv/linux/riscv/rv64/libutil.abilist: Likewise.
Diffstat (limited to 'sysdeps/riscv/nofpu/libm-test-ulps-name')
-rw-r--r-- | sysdeps/riscv/nofpu/libm-test-ulps-name | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/sysdeps/riscv/nofpu/libm-test-ulps-name b/sysdeps/riscv/nofpu/libm-test-ulps-name new file mode 100644 index 0000000000..cb17236aa7 --- /dev/null +++ b/sysdeps/riscv/nofpu/libm-test-ulps-name @@ -0,0 +1 @@ +RISC-V soft-float |