diff options
| author | Paul Pluzhnikov <ppluzhnikov@google.com> | 2023-05-23 12:11:30 +0000 |
|---|---|---|
| committer | Paul Pluzhnikov <ppluzhnikov@google.com> | 2023-05-23 15:23:09 +0000 |
| commit | 0b25c28e028b63c95108c442d8112811107e4c13 (patch) | |
| tree | bc40fc56ca65a34e333ea492e21edffcb8d3103f /sysdeps/powerpc/powerpc32 | |
| parent | d13733c166b71ac05056f553f0afdc8a363b2820 (diff) | |
| download | glibc-0b25c28e028b63c95108c442d8112811107e4c13.tar.gz glibc-0b25c28e028b63c95108c442d8112811107e4c13.tar.xz glibc-0b25c28e028b63c95108c442d8112811107e4c13.zip | |
Fix misspellings in sysdeps/powerpc -- BZ 25337
All fixes are in comments, so the binaries should be identical before/after this commit, but I can't verify this. Reviewed-by: Rajalakshmi Srinivasaraghavan <rajis@linux.ibm.com>
Diffstat (limited to 'sysdeps/powerpc/powerpc32')
| -rw-r--r-- | sysdeps/powerpc/powerpc32/405/memcpy.S | 4 | ||||
| -rw-r--r-- | sysdeps/powerpc/powerpc32/405/memset.S | 10 | ||||
| -rw-r--r-- | sysdeps/powerpc/powerpc32/476/memset.S | 10 | ||||
| -rw-r--r-- | sysdeps/powerpc/powerpc32/power4/multiarch/strncase-power7.c | 2 | ||||
| -rw-r--r-- | sysdeps/powerpc/powerpc32/power4/multiarch/strncase_l-power7.c | 2 |
5 files changed, 14 insertions, 14 deletions
diff --git a/sysdeps/powerpc/powerpc32/405/memcpy.S b/sysdeps/powerpc/powerpc32/405/memcpy.S index a2d0df0e32..b5db693142 100644 --- a/sysdeps/powerpc/powerpc32/405/memcpy.S +++ b/sysdeps/powerpc/powerpc32/405/memcpy.S @@ -26,10 +26,10 @@ r5:byte count Save return address in r0. - If destinationn and source are unaligned and copy count is greater than 256 + If destination and source are unaligned and copy count is greater than 256 then copy 0-3 bytes to make destination aligned. If 32 or more bytes to copy we use 32 byte copy loop. - Finaly we copy 0-31 extra bytes. */ + Finally we copy 0-31 extra bytes. */ EALIGN (memcpy, 5, 0) /* Check if bytes to copy are greater than 256 and if diff --git a/sysdeps/powerpc/powerpc32/405/memset.S b/sysdeps/powerpc/powerpc32/405/memset.S index 6c574ed79e..8ddad2274c 100644 --- a/sysdeps/powerpc/powerpc32/405/memset.S +++ b/sysdeps/powerpc/powerpc32/405/memset.S @@ -27,13 +27,13 @@ r12:temp return address Save return address in r12 - If destinationn is unaligned and count is greater tha 255 bytes + If destination is unaligned and count is greater than 255 bytes set 0-3 bytes to make destination aligned - If count is greater tha 255 bytes and setting zero to memory - use dbcz to set memeory when we can - otherwsie do the follwoing + If count is greater than 255 bytes and setting zero to memory + use dbcz to set memory when we can + otherwise do the following If 16 or more words to set we use 16 word copy loop. - Finaly we set 0-15 extra bytes with string store. */ + Finally we set 0-15 extra bytes with string store. */ EALIGN (memset, 5, 0) rlwinm r11,r4,0,24,31 diff --git a/sysdeps/powerpc/powerpc32/476/memset.S b/sysdeps/powerpc/powerpc32/476/memset.S index 527291e1b9..29b0feaccc 100644 --- a/sysdeps/powerpc/powerpc32/476/memset.S +++ b/sysdeps/powerpc/powerpc32/476/memset.S @@ -27,13 +27,13 @@ r12:temp return address Save return address in r12 - If destinationn is unaligned and count is greater tha 255 bytes + If destination is unaligned and count is greater than 255 bytes set 0-3 bytes to make destination aligned - If count is greater tha 255 bytes and setting zero to memory - use dbcz to set memeory when we can - otherwsie do the follwoing + If count is greater than 255 bytes and setting zero to memory + use dbcz to set memory when we can + otherwise do the following If 16 or more words to set we use 16 word copy loop. - Finaly we set 0-15 extra bytes with string store. */ + Finally we set 0-15 extra bytes with string store. */ EALIGN (memset, 5, 0) rlwinm r11,r4,0,24,31 diff --git a/sysdeps/powerpc/powerpc32/power4/multiarch/strncase-power7.c b/sysdeps/powerpc/powerpc32/power4/multiarch/strncase-power7.c index 4c144ac620..d5602fca6a 100644 --- a/sysdeps/powerpc/powerpc32/power4/multiarch/strncase-power7.c +++ b/sysdeps/powerpc/powerpc32/power4/multiarch/strncase-power7.c @@ -1,4 +1,4 @@ -/* Optimized strcasecmp_l implememtation for POWER7. +/* Optimized strcasecmp_l implementation for POWER7. Copyright (C) 2013-2023 Free Software Foundation, Inc. This file is part of the GNU C Library. diff --git a/sysdeps/powerpc/powerpc32/power4/multiarch/strncase_l-power7.c b/sysdeps/powerpc/powerpc32/power4/multiarch/strncase_l-power7.c index fb668a1f34..477b8e72cf 100644 --- a/sysdeps/powerpc/powerpc32/power4/multiarch/strncase_l-power7.c +++ b/sysdeps/powerpc/powerpc32/power4/multiarch/strncase_l-power7.c @@ -1,4 +1,4 @@ -/* Optimized strcasecmp_l implememtation for POWER7. +/* Optimized strcasecmp_l implementation for POWER7. Copyright (C) 2013-2023 Free Software Foundation, Inc. This file is part of the GNU C Library. |