about summary refs log tree commit diff
path: root/sysdeps/mips/fpu/fegetexcept.c
diff options
context:
space:
mode:
authorAndreas Jaeger <aj@suse.de>2000-09-15 12:25:35 +0000
committerAndreas Jaeger <aj@suse.de>2000-09-15 12:25:35 +0000
commite091e14537797c342bc75353dab3906bd411dc3f (patch)
treed428c283bdf3be97c2d76bd7d2a6df8703a904c3 /sysdeps/mips/fpu/fegetexcept.c
parent3137a46995f7691aea5317333f9e113059760094 (diff)
downloadglibc-e091e14537797c342bc75353dab3906bd411dc3f.tar.gz
glibc-e091e14537797c342bc75353dab3906bd411dc3f.tar.xz
glibc-e091e14537797c342bc75353dab3906bd411dc3f.zip
Update.
2000-09-15  Andreas Jaeger  <aj@suse.de>

	* sysdeps/mips/fpu/feenablxcpt.c: New file.
	* sysdeps/mips/fpu/fegetexcept.c: New file.
	* sysdeps/mips/fpu/fedisblxcpt.c: New file.
Diffstat (limited to 'sysdeps/mips/fpu/fegetexcept.c')
-rw-r--r--sysdeps/mips/fpu/fegetexcept.c37
1 files changed, 37 insertions, 0 deletions
diff --git a/sysdeps/mips/fpu/fegetexcept.c b/sysdeps/mips/fpu/fegetexcept.c
new file mode 100644
index 0000000000..23da9f3729
--- /dev/null
+++ b/sysdeps/mips/fpu/fegetexcept.c
@@ -0,0 +1,37 @@
+/* Get enabled floating-point exceptions.
+   Copyright (C) 2000 Free Software Foundation, Inc.
+   This file is part of the GNU C Library.
+   Contributed by Andreas Jaeger <aj@suse.de>, 2000.
+
+   The GNU C Library is free software; you can redistribute it and/or
+   modify it under the terms of the GNU Library General Public License as
+   published by the Free Software Foundation; either version 2 of the
+   License, or (at your option) any later version.
+
+   The GNU C Library is distributed in the hope that it will be useful,
+   but WITHOUT ANY WARRANTY; without even the implied warranty of
+   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+   Library General Public License for more details.
+
+   You should have received a copy of the GNU Library General Public
+   License along with the GNU C Library; see the file COPYING.LIB.  If not,
+   write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
+   Boston, MA 02111-1307, USA.  */
+
+#include <fenv.h>
+#include <fpu_control.h>
+
+#define ENABLE_MASK 0xF80U
+#define ENABLE_SHIFT 5
+
+
+int
+fegetexcept (void)
+{
+  unsigned int exc;
+
+  /* Get the current control word.  */
+  _FPU_GETCW (exc);
+
+  return (exc & ENABLE_MASK) >> ENABLE_SHIFT;
+}