diff options
author | Rogerio Alves <rcardoso@linux.ibm.com> | 2019-01-14 07:53:50 -0600 |
---|---|---|
committer | Tulio Magno Quites Machado Filho <tuliom@linux.ibm.com> | 2019-01-15 16:26:28 -0200 |
commit | 56054664ccf837fa325692c0359baa62c64491a1 (patch) | |
tree | 2327c0e5a3ab18941f1dd7ce083775521caca4e2 /nptl/pt-interp.c | |
parent | 1a153e47fcc9401d8ea424ad86569a57ed0f8c52 (diff) | |
download | glibc-56054664ccf837fa325692c0359baa62c64491a1.tar.gz glibc-56054664ccf837fa325692c0359baa62c64491a1.tar.xz glibc-56054664ccf837fa325692c0359baa62c64491a1.zip |
powerpc: fix tst-ucontext-ppc64-vscr test for POWER 5/6.
An error "impossible register constraint in 'asm'" was raised on POWER 5 and due to __vector __int128_t being used as operands without passing the option -msvx to gcc. This patch replaces "__vector __int128_t" with "__vector unsigned int" which requires only -maltivec, available since POWER ISA 2.03, and which is already passed to the compiler. * sysdeps/powerpc/powerpc64/tst-ucontext-ppc64-vscr.c: (do_test): Changed __vector __int128_t to __vector unsigned int. Reviewed-by: Tulio Magno Quites Machado Filho <tuliom@linux.ibm.com>
Diffstat (limited to 'nptl/pt-interp.c')
0 files changed, 0 insertions, 0 deletions