about summary refs log tree commit diff
path: root/localedata
diff options
context:
space:
mode:
authorRajalakshmi Srinivasaraghavan <raji@linux.vnet.ibm.com>2017-10-25 13:13:53 -0200
committerTulio Magno Quites Machado Filho <tuliom@linux.vnet.ibm.com>2017-10-25 13:14:30 -0200
commit63da5cd4a097d089033d980c42254c3356fa723f (patch)
tree0c503790b1b430759f4d292a2a86e49b96531c47 /localedata
parenta122dbfb2e7f90b338b633a73b576efa258e215d (diff)
downloadglibc-63da5cd4a097d089033d980c42254c3356fa723f.tar.gz
glibc-63da5cd4a097d089033d980c42254c3356fa723f.tar.xz
glibc-63da5cd4a097d089033d980c42254c3356fa723f.zip
powerpc: Replace lxvd2x/stxvd2x with lvx/stvx in P7's memcpy/memmove
POWER9 DD2.1 and earlier has an issue where some cache inhibited
vector load traps to the kernel, causing a performance degradation.  To
handle this in memcpy and memmove, lvx/stvx is used for aligned
addresses instead of lxvd2x/stxvd2x.

Reference: https://patchwork.ozlabs.org/patch/814059/

	* sysdeps/powerpc/powerpc64/power7/memcpy.S: Replace
	lxvd2x/stxvd2x with lvx/stvx.
	* sysdeps/powerpc/powerpc64/power7/memmove.S: Likewise.

Reviewed-by: Tulio Magno Quites Machado Filho <tuliom@linux.vnet.ibm.com>
Reviewed-by: Adhemerval Zanella <adhemerval.zanella@linaro.org>
Diffstat (limited to 'localedata')
0 files changed, 0 insertions, 0 deletions