about summary refs log tree commit diff
path: root/include/bits
diff options
context:
space:
mode:
authorSiddhesh Poyarekar <siddhesh@sourceware.org>2017-10-23 20:19:34 +0530
committerSiddhesh Poyarekar <siddhesh@sourceware.org>2017-10-23 20:23:13 +0530
commitdb9bab09a51188bf57afeb47040ce6837b878367 (patch)
treec8cf726159cb485d1fa9b755a300404ad90bb7d8 /include/bits
parentbe080b6c143901d998c91f28ef7b2fe4a25c0237 (diff)
downloadglibc-db9bab09a51188bf57afeb47040ce6837b878367.tar.gz
glibc-db9bab09a51188bf57afeb47040ce6837b878367.tar.xz
glibc-db9bab09a51188bf57afeb47040ce6837b878367.zip
Document cache information sysconf variables
Write short descriptions for each of the cache information sysconf
variables.

	* manual/conf.texi (_SC_LEVEL1_ICACHE_SIZE,
	_SC_LEVEL1_ICACHE_ASSOC, _SC_LEVEL1_ICACHE_LINESIZE,
	_SC_LEVEL1_DCACHE_SIZE, _SC_LEVEL1_DCACHE_ASSOC,
	_SC_LEVEL1_DCACHE_LINESIZE, _SC_LEVEL2_CACHE_SIZE,
	_SC_LEVEL2_CACHE_ASSOC, _SC_LEVEL2_CACHE_LINESIZE,
	_SC_LEVEL3_CACHE_SIZE, _SC_LEVEL3_CACHE_ASSOC,
	_SC_LEVEL3_CACHE_LINESIZE, _SC_LEVEL4_CACHE_SIZE,
	_SC_LEVEL4_CACHE_ASSOC, _SC_LEVEL4_CACHE_LINESIZE): New
	variables.

Reviewed-by: Rical Jasan <ricaljasan@pacific.net>
Diffstat (limited to 'include/bits')
0 files changed, 0 insertions, 0 deletions