about summary refs log tree commit diff
path: root/ChangeLog
diff options
context:
space:
mode:
authorH.J. Lu <hjl.tools@gmail.com>2016-05-13 07:18:25 -0700
committerH.J. Lu <hjl.tools@gmail.com>2016-05-13 07:18:35 -0700
commit9e4ec3e81614164314bffe648e9446f17adc5fb7 (patch)
treee6cf84d13c33651d11aac638e7b46afe5b66bec0 /ChangeLog
parent4cf6c72fd2a482e7499c29162349810029632c3f (diff)
downloadglibc-9e4ec3e81614164314bffe648e9446f17adc5fb7.tar.gz
glibc-9e4ec3e81614164314bffe648e9446f17adc5fb7.tar.xz
glibc-9e4ec3e81614164314bffe648e9446f17adc5fb7.zip
Support non-inclusive caches on Intel processors
	* sysdeps/x86/cacheinfo.c (init_cacheinfo): Check and support
	non-inclusive caches on Intel processors.
Diffstat (limited to 'ChangeLog')
-rw-r--r--ChangeLog5
1 files changed, 5 insertions, 0 deletions
diff --git a/ChangeLog b/ChangeLog
index 1f8db94e4a..05d0fe7b5e 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,3 +1,8 @@
+2016-05-13  H.J. Lu  <hongjiu.lu@intel.com>
+
+	* sysdeps/x86/cacheinfo.c (init_cacheinfo): Check and support
+	non-inclusive caches on Intel processors.
+
 2016-05-13  Florian Weimer  <fweimer@redhat.com>
 
 	* malloc/malloc.c (dumped_main_arena_start)